# Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors 

The X9520 combines three Digitally Controlled Potentiometers (DCPs), V1/VCC Power-on Reset (POR) circuitry, two programmable voltage monitor inputs with software and hardware indicators, and integrated EEPROM with Block Lock ${ }^{\text {TM }}$ protection. All functions of the X9520 are accessed by an industry standard 2-Wire serial interface.

Two of the DCPs of the X9520 may be utilized to control the bias and modulation currents of the laser diode in a Fiber Optic module. The third DCP may be used to set other various reference quantities, or as a coarse trim for one of the other two DCPs. The 2 kbit integrated EEPROM may be used to store module definition data. The programmable POR circuit may be used to ensure that V1/VCC is stable before power is applied to the laser diode/module. The programmable voltage monitors may be used for monitoring various module alarm levels.
The features of the X9520 are ideally suited to simplifying the design of fiber optic modules which comply to the Gigabit Interface Converter (GBIC) specification. The integration of these functions into one package significantly reduces board area, cost and increases reliability of laser diode modules.

## Features

- Three Digitally Controlled Potentiometers (DCPs)
- 64 Tap - $10 \mathrm{k} \Omega$
- 100 Tap - $10 \mathrm{k} \Omega$
- 256 Tap - $100 \mathrm{k} \Omega$
- Nonvolatile
- Write Protect Function
- 2 kbit EEPROM Memory with Write Protect \& Block Lock ${ }^{\mathrm{TM}}$
- 2-Wire Industry Standard Serial Interface
- Complies to the Gigabit Interface Converter (GBIC) specification
- Power-on Reset (POR) Circuitry
- Programmable Threshold Voltage
- Software Selectable Reset Timeout
- Manual Reset
- Two Supplementary Voltage Monitors
- Programmable Threshold Voltages
- Single Supply Operation
- 2.7V to 5.5V
- Hot Pluggable
- 20 Ld Package
- TSSOP
- Pb-free available (RoHS compliant)


## Ordering Information

| PART NUMBER | PART MARKING | PRESET (FACTORY SHIPPED) TRIPx THRESHOLD LEVELS ( $\mathrm{x}=2,3$ ) | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X9520V20I-A | X9520V IA | Optimized for 3.3 V system monitoring** | -40 to +85 | 20 Ld TSSOP | MDP0044 |
| X9520V20I-AT1* | X9520V IA | Optimized for 3.3 V system monitoring** | -40 to +85 | 20 Ld TSSOP | MDP0044 |
| X9520V20I-AT2* | X9520V IA | Optimized for 3.3 V system monitoring** | -40 to +85 | 20 Ld TSSOP | MDP0044 |
| X9520V20I-B | X9520V IB | Optimized for 5 V system monitoring** | -40 to +85 | 20 Ld TSSOP | MDP0044 |
| X9520V20I-BT1* | X9520V IB | Optimized for 5 V system monitoring** | -40 to +85 | 20 Ld TSSOP | MDP0044 |
| X9520V20IZ-A (Note) | X9520V ZIA | Optimized for 3.3 V system monitoring** | -40 to +85 | 20 Ld TSSOP (Pb-free) | MDP0044 |
| X9520V20IZ-AT1* (Note) | X9520V ZIA | Optimized for 3.3 V system monitoring** | -40 to +85 | 20 Ld TSSOP (Pb-free) | MDP0044 |
| X9520V20IZ-AT2* (Note) | X9520V ZIA | Optimized for 3.3 V system monitoring** | -40 to +85 | 20 Ld TSSOP (Pb-free) | MDP0044 |
| X9520V20IZ-B (Note) | X9520V ZIB | Optimized for 5 V system monitoring** | -40 to +85 | 20 Ld TSSOP (Pb-free) | MDP0044 |
| X9520V20IZ-BT1* (Note) | X9520V ZIB | Optimized for 5 V system monitoring** | -40 to +85 | 20 Ld TSSOP (Pb-free) | MDP0044 |

[^0]
## Block Diagram



## Detailed Device Description

The X9520 combines three Intersil Digitally Controlled Potentiometer (DCP) devices, V1/VCC power-on reset control, V1/VCC low voltage reset control, two supplementary voltage monitors, and integrated EEPROM with Block Lock ${ }^{\text {TM }}$ protection, in one package. These functions are suited to the control, support, and monitoring of various system parameters in Fiber Channel/Gigabit Ethernet fiber optic modules, such as in Gigabit Interface Converter (GBIC) applications. The combination of the X9520 fucntionality lowers system cost, increases reliability, and reduces board space requirements using Intersil's unique $X B G A^{T M}$ packaging.

Two high resolution DCPs allow for the "set-and-forget" adjustment of Laser Driver IC parameters such as Laser Diode Bias and Modulation Currents. One lower resolution DCP may be used for setting sundry system parameters such as maximum laser output power (for eye safety requirements).

Applying voltage to $\mathrm{V}_{\mathrm{CC}}$ activates the Power-on Reset circuit which allows the V1RO output to go HIGH, until the supply the supply voltage stabilizes for a period of time (selectable via software). The V1RO output then goes LOW. The Low Voltage Reset circuitry allows the V1RO output to go HIGH when $\mathrm{V}_{\mathrm{CC}}$ falls below the minimum $\mathrm{V}_{\mathrm{CC}}$ trip point. V1RO remains HIGH until $V_{C C}$ returns to proper operating level. A Manual Reset (MR) input allows the user to externally trigger the V1RO output (HIGH).

Two supplementary Voltage Monitor circuits continuously compare their inputs to individual trip voltages. If an input voltage exceeds it's associated trip level, a hardware output ( $\mathrm{V} 3 \mathrm{RO}, \mathrm{V} 2 \mathrm{RO}$ ) are allowed to go HIGH. If the input voltage becomes lower than it's associated trip level, the corresponding output is driven LOW. A corresponding binary representation of the two monitor circuit outputs (V2RO and V3RO) are also stored in latched, volatile (CONSTAT) register bits. The status of these two monitor outputs can be read out via the 2-wire serial port.

An application of the V1RO output may be to drive the "ENABLE" input of a Laser Driver IC, with MR as a "TX_DISABLE" input. V2RO and V3RO may be used to monitor "TX_FAULT" and "RX_LOS" conditions respectively.

Intersil's unique circuits allow for all internal trip voltages to be individually programmed with high accuracy. This gives the designer great flexibility in changing system parameters, either at the time of manufacture, or in the field.

The memory portion of the device is a CMOS serial EEPROM array with Intersil's Block Lock ${ }^{\text {TM }}$ protection. This memory may be used to store fiber optic module manufacturing data, serial numbers, or various other system parameters. The EEPROM array is internally organized as $x$ 8, and utilizes Intersil's proprietary Direct Write ${ }^{\text {TM }}$ cells, providing a minimum endurance of $1,000,000$ cycles and a minimum data retention of 100 years.

The device features a 2-Wire interface and software protocol allowing operation on an $I^{2} C^{\top M}$ compatible serial bus.

## Pinout

X9520
20 LD TSSOP) TOP VIEW

| $\mathrm{R}_{\mathrm{H} 2} \square_{1}$ | 20 | $\square$ | V1/VCC |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{W} 2} \square 2$ | 19 | $\square$ | V1RO |
| $\mathrm{R}_{\mathrm{L} 2} \square$ | 18 | $\square$ | V2RO |
| V3 | 17 | $\square$ | V2 |
| V3RO $\square 5$ | 16 | $\square$ | $\mathrm{R}_{\text {Lo }}$ |
| MR $\square 6$ | 15 | - | Rwo |
| WP $\square 7$ | 14 | $\square$ | $\mathrm{R}_{\mathrm{Ho}}$ |
| SCL $\square 8$ | 13 | $\square$ | $\mathrm{R}_{\mathrm{H} 1}$ |
| SDA $\square 9$ | 12 | $\square$ | $\mathrm{R}_{\mathrm{W} 1}$ |
| Vss $\square 10$ | 11 | $\square$ | $\mathrm{R}_{\mathrm{L} 1}$ |

## NOT TO SCALE

## Pin Descriptions

| TSSOP | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{R}_{\mathrm{H} 2}$ | Connection to end of resistor array for (the 256 Tap) DCP 2. |
| 2 | $\mathrm{R}_{\mathrm{w} 2}$ | Connection to terminal equivalent to the "Wiper" of a mechanical potentiometer for DCP 2. |
| 3 | $\mathrm{R}_{\mathrm{L} 2}$ | Connection to other end of resistor array for (the 256 Tap) DCP 2. |
| 4 | V3 | V3 Voltage Monitor Input. V3 is the input to a non-inverting voltage comparator circuit. When the V3 input is higher than the $\mathrm{V}_{\text {TRIP3 }}$ threshold voltage, V3RO makes a transition to a HIGH level. Connect V 3 to $\mathrm{V}_{\mathrm{SS}}$ when not used. |
| 5 | V3RO | V3 RESET Output. This open drain output makes a transition to a HIGH level when V 3 is greater than $\mathrm{V}_{\text {TRIP3 }}$ and goes LOW when V3 is less than VTRIP3. There is no delay circuitry on this pin. The V3RO pin requires the use of an external "pull-up" resistor. |
| 6 | MR | Manual Reset. MR is a TTL level compatible input. Pulling the MR pin active (HIGH) initiates a reset cycle to the V1RO pin (V1/VCC RESET Output pin). V1RO will remain HIGH for time $t_{\text {purst }}$ after MR has returned to it's normally LOW state. The reset time can be selected using bits POR1 and POR0 in the CONSTAT Register. The MR pin requires the use of an external "pull-down" resistor. |
| 7 | WP | Write Protect Control Pin. WP pin is a TTL level compatible input. When held HIGH, Write Protection is enabled. In the enabled state, this pin prevents all nonvolatile "write" operations. Also, when the Write Protection is enabled, and the device Block Lock feature is active (i.e. the Block Lock bits are NOT [ 0,0 ]), then no "write" (volatile or nonvolatile) operations can be performed in the device (including the wiper position of any of the integrated Digitally Controlled Potentiometers (DCPs). The WP pin uses an internal "pull-down" resistor, thus if left floating the write protection feature is disabled. |
| 8 | SCL | Serial Clock. This is a TTL level compatible input pin used to control the serial bus timing for data input and output. |
| 9 | SDA | Serial Data. SDA is a bidirectional TTL level compatible pin used to transfer data into and out of the device. The SDA pin input buffer is always active (not gated). This pin requires an external pull up resistor. |
| 10 | Vss | Ground. |
| 11 | $\mathrm{R}_{\mathrm{L} 1}$ | Connection to other end of resistor for (the 100 Tap) DCP 1. |
| 12 | $\mathrm{R}_{\mathrm{w} 1}$ | Connection to terminal equivalent to the "Wiper" of a mechanical potentiometer for DCP 1. |
| 13 | $\mathrm{R}_{\mathrm{H} 1}$ | Connection to end of resistor array for (the 100 Tap) DCP 1. |
| 14 | $\mathrm{R}_{\mathrm{HO}}$ | Connection to end of resistor array for (the 64 Tap) Digitally Controlled Potentiometer (DCP) 0. |
| 15 | RW0 | Connection to terminal equivalent to the "Wiper" of a mechanical potentiometer for DCP 0. |
| 16 | $\mathrm{R}_{\mathrm{L} 0}$ | Connection to the other end of resistor array for (the 64 Tap) DCP 0. |
| 17 | V2 | V2 Voltage Monitor Input. V2 is the input to a non-inverting voltage comparator circuit. When the V2 input is greater than the $\mathrm{V}_{\text {TRIP2 }}$ threshold voltage, V2RO makes a transition to a HIGH level. Connect V 2 to $\mathrm{V}_{\text {SS }}$ when not used. |
| 18 | V2RO | V2 RESET Output. This open drain output makes a transition to a HIGH level when V2 is greater than $\mathrm{V}_{\text {TRIP2 }}$, and goes LOW when V2 is less than $\mathrm{V}_{\text {TRIP2 }}$. There is no power-up reset delay circuitry on this pin. The V2RO pin requires the use of an external "pull-up" resistor. |

Pin Descriptions (Continued)

| TSSOP | NAME | FUNCTION |
| :---: | :---: | :--- |
| 19 | V1RO | V1/VCC RESET Output. This is an active HIGH, open drain output which becomes active whenever V1/VCC falls below <br> V TRIP1. V1RO becomes active on power-up and remains active for a time t purst after the power supply stabilizes (t tpurst can |
| be changed by varying the POR0 and POR1 bits of the internal control register). The V1RO pin requires the use of an external |  |  |
| "pull-up" resistor. The V1RO pin can be forced active (HIGH) using the manual reset (MR) input pin. |  |  |

## Principles of Operation

## Serial Interface

## SERIAL INTERFACE CONVENTIONS

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers, and provides the clock for both transmit and receive operations. Therefore, the X9520 operates as a slave in all applications.

## SERIAL CLOCK AND DATA

Data states on the SDA line can change only while SCL is LOW. SDA state changes while SCL is HIGH are reserved for indicating START and STOP conditions. See Figure 1. On power-up of the X9520, the SDA pin is in the input mode.

## SERIAL START CONDITION

All commands are preceded by the START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The device continuously monitors the SDA and SCL lines for the

START condition and does not respond to any command until this condition has been met. See Figure 2.

## SERIAL STOP CONDITION

All communications must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH. The STOP condition is also used to place the device into the Standby power mode after a read sequence. A STOP condition can only be issued after the transmitting device has released the bus. See Figure 2.

SCL


FIGURE 1. VALID DATA CHANGES ON THE SDA BUS

SCL

SDA


FIGURE 2. VALID START AND STOP CONDITIONS


FIGURE 3. ACKNOWLEDGE RESPONSE FROM RECEIVER

## SERIAL ACKNOWLEDGE

An ACKNOWLEDGE (ACK) is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to ACKNOWLEDGE that it received the eight bits of data. Refer to Figure 3.
The device will respond with an ACKNOWLEDGE after recognition of a START condition if the correct Device Identifier bits are contained in the Slave Address Byte. If a write operation is selected, the device will respond with an ACKNOWLEDGE after the receipt of each subsequent eight bit word.

In the read mode, the device will transmit eight bits of data, release the SDA line, then monitor the line for an
ACKNOWLEDGE. If an ACKNOWLEDGE is detected and no STOP condition is generated by the master, the device will continue to transmit data. The device will terminate further data transmissions if an ACKNOWLEDGE is not detected. The master must then issue a STOP condition to place the device into a known state.

## Device Internal Addressing

## Addressing Protocol Overview

The user addressable internal components of the X9520 can be split up into three main parts:

- Three Digitally Controlled Potentiometers (DCPs)
- EEPROM array
- Control and Status (CONSTAT) Register

Depending upon the operation to be performed on each of these individual parts, a 1,2 or 3 Byte protocol is used. All operations however must begin with the Slave Address Byte being issued on the SDA pin. The Slave address selects the part of the X9520 to be addressed, and specifies if a Read or Write operation is to be performed.
It should be noted that in order to perform a write operation to either a DCP or the EEPROM array, the Write Enable Latch (WEL) bit must first be set (See "BL1, BLO: Block Lock protection bits - (Nonvolatile)" on page 13.)

## Slave Address Byte

Following a START condition, the master must output a Slave Address Byte (Refer to Figure 4). This byte consists of three parts:

- The Device Type Identifier which consists of the most significant four bits of the Slave Address (SA7-SA4). The Device Type Identifier must always be set to 1010 in order to select the X9520.
- The next three bits (SA3-SA1) are the Internal Device Address bits. Setting these bits to 000 internally selects the EEPROM array, while setting these bits to 111 selects the DCP structures in the X9520. The CONSTAT Register may be selected using the Internal Device Address 010 .
- The Least Significant Bit of the Slave Address (SAO) Byte is the $R / \bar{W}$ bit. This bit defines the operation to be performed on the device being addressed (as defined in the bits SA3SA1). When the R/W bit is " 1 ", then a READ operation is selected. A " 0 " selects a WRITE operation (Refer to Figure 4.)


| INTERNAL ADDRESS <br> (SA3-SA1) | INTERNALLY ADDRESSED <br> DEVICE |
| :---: | :---: |
| 000 | EEPROM Array |
| 010 | CONSTAT Register |
| 111 | DCP |


| BIT SAO | OPERATION |
| :---: | :---: |
| 0 | WRITE |
| 1 | READ |

FIGURE 4. SLAVE ADDRESS FORMAT

## Nonvolatile Write Acknowledge Polling

After a nonvolatile write command sequence (for either the EEPROM array, the Non Volatile Memory of a DCP (NVM), or the CONSTAT Register) has been correctly issued (including the final STOP condition), the X9520 initiates an internal high voltage write cycle. This cycle typically requires 5 ms . During this time, no further Read or Write commands can be issued to the device. Write Acknowledge Polling is used to determine when this high voltage write cycle has been completed.

To perform acknowledge polling, the master issues a START condition followed by a Slave Address Byte. The Slave Address issued must contain a valid Internal Device Address. The LSB of the Slave Address $(R / \bar{W})$ can be set to either 1 or 0 in this case. If the device is still busy with the high voltage cycle then no ACKNOWLEDGE will be returned. If the device has completed the write operation, an ACKNOWLEDGE will be returned and the host can then proceed with a read or write operation (Refer to Figure 5.).

## Digitally Controlled Potentiometers

## DCP Functionality

The X9520 includes three independent resistor arrays. These arrays respectively contain 63, 99 and 255 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer $\left(R_{H x}\right.$ and $R_{L x}$ inputs - where $x=$ $0,1,2$ ).


FIGURE 5. ACKNOWLEDGE POLLING SEQUENCE


FIGURE 6. DCP INTERNAL STRUCTURE


At both ends of each array and between each resistor segment there is a CMOS switch connected to the wiper $\left(R_{W}\right)$ output. Within each individual array, only one switch may be turned on at any one time. These switches are controlled by the Wiper Counter Register (WCR) (See Figure 6). The WCR is a volatile register.

On power-up of the X9520, wiper position data is automatically loaded into the WCR from its associated Non Volatile Memory (NVM) Register. The table below shows the Initial Values of the DCP WCR's before the contents of the NVM is loaded into the WCR.

| DCP | INITIAL VALUES BEFORE RECALL |
| :---: | :---: |
| $\mathrm{R}_{0 / 64}$ TAP | $\mathrm{V}_{\mathrm{H} /}$ TAP $=63$ |
| $\mathrm{R}_{1 / 100 \text { TAP }}$ | $\mathrm{V}_{\mathrm{L} /}$ TAP $=0$ |
| $\mathrm{R}_{2 / 256 \text { TAP }}$ | $\mathrm{V}_{\mathrm{H} /}$ TAP $=255$ |

The data in the WCR is then decoded to select and enable one of the respective FET switches. A "make before break" sequence is used internally for the FET switches when the wiper is moved from one tap position to another.

## Hot Pluggability

Figure 7 shows a typical waveform that the X9520 might experience in a Hot Pluggable situation. On power-up, V1/VCC applied to the X9520 may exhibit some amount of ringing, before it settles to the required value.

The device is designed such that the wiper terminal $\left(R_{W x}\right)$ is recalled to the correct position (as per the last stored in the DCP NVM), when the voltage applied to V1/VCC exceeds $V_{\text {TRIP1 }}$ for a time exceeding $t_{\text {purst }}$ (the Power-on Reset time, set in the CONSTAT Register - See "Control and Status Register" on page 12.).

Therefore, if $\mathrm{t}_{\text {trans }}$ is defined as the time taken for $\mathrm{V} 1 / \mathrm{VCC}$ to settle above $\mathrm{V}_{\text {TRIP1 }}$ (Figure 7): then the desired wiper terminal position is recalled by (a maximum) time: $t_{\text {trans }}+t_{\text {purst }}$. It
should be noted that $t_{\text {trans }}$ is determined by system hot plug conditions.

## DCP Operations

In total there are three operations that can be performed on any internal DCP structure:

- DCP Nonvolatile Write
- DCP Volatile Write
- DCP Read

A nonvolatile write to a DCP will change the "wiper position" by simultaneously writing new data to the associated WCR and NVM. Therefore, the new "wiper position" setting is recalled into the WCR after V1/VCC of the X9520 is powered down and then powered back up.

A volatile write operation to a DCP however, changes the "wiper position" by writing new data to the associated WCR only. The contents of the associated NVM register remains unchanged. Therefore, when V1/VCC to the device is powered down then back up, the "wiper position" reverts to that last position written to the DCP using a nonvolatile write operation.

Both volatile and nonvolatile write operations are executed using a three byte command sequence: (DCP) Slave Address Byte, Instruction Byte, followed by a Data Byte (See Figure 9).

A DCP Read operation allows the user to "read out" the current "wiper position" of the DCP, as stored in the associated WCR. This operation is executed using the Random Address Read command sequence, consisting of the (DCP) Slave Address Byte followed by an Instruction Byte and the Slave Address Byte again (Refer to Figure 10.).

## Instruction Byte

While the Slave Address Byte is used to select the DCP devices, an Instruction Byte is used to determine which DCP is being addressed.

The Instruction Byte (Figure 8) is valid only when the Device Type Identifier and the Internal Device Address bits of the


| $\mathbf{W T}^{\boldsymbol{\dagger}}$ | DESCRIPTION |
| :---: | :---: |
| 0 | Select a Volatile Write operation to be performed on the <br> DCP pointed to by bits P1 and P0 |
| 1 | Select a Nonvolatile Write operation to be performed on <br> the DCP pointed to by bits P1 and P0 |

$\dagger_{\text {This bit has no effect when a Read operation is being performed. }}$

FIGURE 8. INSTRUCTION BYTE FORMAT

Slave Address are set to 1010111. In this case, the two Least Significant Bit's (I1-I0) of the Instruction Byte are used to select the particular DCP (0-2). In the case of a Write to any of the DCPs (i.e. the LSB of the Slave Address is 0 ), the Most Significant Bit of the Instruction Byte (17), determines the Write Type (WT) performed.

If WT is " 1 ", then a Nonvolatile Write to the DCP occurs. In this case, the "wiper position" of the DCP is changed by simultaneously writing new data to the associated WCR and NVM. Therefore, the new "wiper position" setting is recalled into the WCR after V1/VCC of the X9520 has been powered down then powered back up

If WT is " 0 " then a DCP Volatile Write is performed. This operation changes the DCP "wiper position" by writing new data to the associated WCR only. The contents of the associated NVM register remains unchanged. Therefore, when V1/VCC to the device is powered down then back up, the "wiper position" reverts to that last written to the DCP using a nonvolatile write operation.

## DCP Write Operation

A write to DCPx ( $x=0,1,2$ ) can be performed using the three byte command sequence shown in Figure 9.

In order to perform a write operation on a particular DCP, the Write Enable Latch (WEL) bit of the CONSTAT Register must first be set (See "BL1, BL0: Block Lock protection bits (Nonvolatile)" on page 13.)

The Slave Address Byte 10101110 specifies that a Write to a DCP is to be conducted. An ACKNOWLEDGE is returned by the X9520 after the Slave Address, if it has been received correctly.

Next, an Instruction Byte is issued on SDA. Bits P1 and P0 of the Instruction Byte determine which WCR is to be written, while the WT bit determines if the Write is to be volatile or nonvolatile. If the Instruction Byte format is valid, another ACKNOWLEDGE is then returned by the X9520.

Following the Instruction Byte, a Data Byte is issued to the X9520 over SDA. The Data Byte contents is latched into the WCR of the DCP on the first rising edge of the clock signal, after the LSB of the Data Byte (D0) has been issued on SDA (See Figure 34).

The Data Byte determines the "wiper position" (which FET switch of the DCP resistive array is switched ON) of the DCP. The maximum value for the Data Byte depends upon which DCP is being addressed (see Table below).

| P1 - P0 |  | DCPX | \# TAPS | MAX DATA BYTE |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $x=0$ | 64 | 3Fh |
| 0 | 1 | $x=1$ | 100 | Refer to Appendix 1 |
| 1 | 0 | $x=2$ | 256 | FFh |
| 1 | 1 | Reserved |  |  |

Using a Data Byte larger than the values specified above results in the "wiper terminal" being set to the highest tap position. The "wiper position" does NOT roll-over to the lowest tap position.

For DCP0 (64 Tap) and DCP2 (256 Tap), the Data Byte maps one to one to the "wiper position" of the DCP "wiper terminal". Therefore, the Data Byte 00001111 (1510) corresponds to setting the "wiper terminal" to tap position 15. Similarly, the Data Byte 00011100 (2810) corresponds to setting the "wiper terminal" to tap position 28. The mapping of the Data Byte to


FIGURE 9. DCP WRITE COMMAND SEQUENCE
"wiper position" data for DCP1 (100 Tap), is shown in "Appendix 1 ". An example of a simple C language function which "translates" between the tap position (decimal) and the Data Byte (binary) for DCP1, is given in "Appendix 2" .

It should be noted that all writes to any DCP of the X9520 are random in nature. Therefore, the Data Byte of consecutive write operations to any DCP can differ by an arbitrary number of bits. Also, setting the bits $\mathrm{P} 1=1, \mathrm{P} 0=1$ is a reserved sequence, and will result in no ACKNOWLEDGE after sending an Instruction Byte on SDA.

The factory default setting of all "wiper position" settings is with 00h stored in the NVM of the DCPs. This corresponds to having the "wiper teminal" $R_{W X}(x=0,1,2)$ at the "lowest" tap position, Therefore, the resistance between $R_{W X}$ and $R_{L X}$ is a minimum (essentially only the Wiper Resistance, $\mathrm{R}_{\mathrm{W}}$ ).

## DCP Read Operation

A read of DCPx ( $x=0,1,2$ ) can be performed using the three byte random read command sequence shown in Figure 10.

The master issues the START condition and the Slave Address Byte 10101110 which specifies that a "dummy" write" is to be
conducted. This "dummy" write operation sets which DCP is to be read (in the preceding Read operation). An ACKNOWLEDGE is returned by the X9520 after the Slave Address if received correctly. Next, an Instruction Byte is issued on SDA. Bits P1-P0 of the Instruction Byte determine which DCP "wiper position" is to be read. In this case, the state of the WT bit is "don't care". If the Instruction Byte format is valid, then another ACKNOWLEDGE is returned by the X9520.

Following this ACKNOWLEDGE, the master immediately issues another START condition and a valid Slave address byte with the $R / \bar{W}$ bit set to 1 . Then the X9520 issues an ACKNOWLEDGE followed by Data Byte, and finally, the master issues a STOP condition. The Data Byte read in this operation, corresponds to the "wiper position" (value of the WCR) of the DCP pointed to by bits P1 and P0.

It should be noted that when reading out the data byte for DCP0 (64 Tap), the upper two most significant bits are "unknown" bits. For DCP1 (100 Tap), the upper most significant bit is an "unknown". For DCP2 (256 Tap) however, all bits of the data byte are relevant (See Figure 10).


FIGURE 10. DCP READ SEQUENCE


FIGURE 11. EEPROM BYTE WRITE SEQUENCE


FIGURE 12. EEPROM PAGE WRITE OPERATION

## 2KBIT EEPROM ARRAY

Operations on the 2kbit EEPROM Array, consist of either 1, 2 or 3 byte command sequences. All operations on the EEPROM must begin with the Device Type Identifier of the Slave Address set to 1010000. A Read or Write to the EEPROM is selected by setting the LSB of the Slave Address to the appropriate value $R / \bar{W}$ (Read $=" 1$ ", Write $=" 0$ ").
In some cases when performing a Read or Write to the EEPROM, an Address Byte may also need to be specified. This Address Byte can contain the values 00h to FFh.

## EEPROM BYTE WRITE

In order to perform an EEPROM Byte Write operation to the EEPROM array, the Write Enable Latch (WEL) bit of the CONSTAT Register must first be set (See "BL1, BL0: Block Lock protection bits - (Nonvolatile)" on page 13.)
For a write operation, the X9520 requires the Slave Address Byte and an Address Byte. This gives the master access to any one of the words in the array. After receipt of the Address Byte, the X9520 responds with an ACKNOWLEDGE, and awaits the next eight bits of data. After receiving the 8 bits of the Data Byte, it again responds with an ACKNOWLEDGE. The master then terminates the transfer by generating a STOP condition, at which time the X9520 begins the internal write cycle to the nonvolatile memory (See Figure 11). During this internal write cycle, the X9520 inputs are disabled, so it does not respond to any requests from the master. The SDA output is at high impedance. A write to a region of EEPROM memory which has been protected with the Block-Lock feature (See "BL1, BL0: Block Lock protection bits - (Nonvolatile)" on page 13.), suppresses the ACKNOWLEDGE bit after the Address Byte.

## EEPROM Page Write

In order to perform an EEPROM Page Write operation to the EEPROM array, the Write Enable Latch (WEL) bit of the CONSTAT Register must first be set (See "BL1, BL0: Block Lock protection bits - (Nonvolatile)" on page 13.)
The X9520 is capable of a page write operation. It is initiated in the same manner as the byte write operation; but instead of
terminating the write cycle after the first data byte is transferred, the master can transmit an unlimited number of 8bit bytes. After the receipt of each byte, the X9520 responds with an ACKNOWLEDGE, and the address is internally incremented by one. The page address remains constant. When the counter reaches the end of the page, it "rolls over" and goes back to ' 0 ' on the same page.

For example, if the master writes 12 bytes to the page starting at location 11 (decimal), the first 5 bytes are written to locations 11 through 15, while the last 7 bytes are written to locations 0 through 6. Afterwards, the address counter would point to location 7 . If the master supplies more than 16 bytes of data, then new data overwrites the previous data, one byte at a time (See Figure 13).
The master terminates the Data Byte loading by issuing a STOP condition, which causes the X9520 to begin the nonvolatile write cycle. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. See Figure 12 for the address, ACKNOWLEDGE, and data transfer sequence.

## Stops and EEPROM Write Modes

Stop conditions that terminate write operations must be sent by the master after sending at least 1 full data byte and receiving the subsequent ACKNOWLEDGE signal. If the master issues a STOP within a Data Byte, or before the X9520 issues a corresponding ACKNOWLEDGE, the X9520 cancels the write operation. Therefore, the contents of the EEPROM array does not change.

## EEPROM Array Read Operations

Read operations are initiated in the same manner as write operations with the exception that the $\mathrm{R} / \overline{\mathrm{W}}$ bit of the Slave Address Byte is set to one. There are three basic read operations: Current EEPROM Address Read, Random EEPROM Read, and Sequential EEPROM Read.

## Current EEPROM Address Read

Internally the device contains an address counter that maintains the address of the last word read incremented by one. Therefore, if the last read was to address $n$, the next read


FIGURE 13. EXAMPLE: WRITING 12 BYTES TO A 16-BYTE PAGE STARTING AT LOCATION 11.


FIGURE 14. CURRENT EEPROM ADDRESS READ SEQUENCE


FIGURE 15. RANDOM EEPROM ADDRESS READ SEQUENCE
operation would access data from address $n+1$. On power-up, the address of the address counter is undefined, requiring a read or write operation for initialization.

Upon receipt of the Slave Address Byte with the $\mathrm{R} / \overline{\mathrm{W}}$ bit set to one, the device issues an ACKNOWLEDGE and then transmits the eight bits of the Data Byte. The master terminates the read operation when it does not respond with an ACKNOWLEDGE during the ninth clock and then issues a STOP condition (See Figure 14 for the address, ACKNOWLEDGE, and data transfer sequence).

It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a STOP condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a STOP condition.

Another important point to note regarding the "Current EEPROM Address Read", is that this operation is not available if the last executed operation was an access to a DCP or the CONSTAT Register (i.e.: an operation using the Device Type Identifier 1010111 or 1010010). Immediately after an operation
to a DCP or CONSTAT Register is performed, only a "Random EEPROM Read" is available. Immediately following a "Random EEPROM Read", a "Current EEPROM Address Read" or "Sequential EEPROM Read" is once again available (assuming that no access to a DCP or CONSTAT Register occur in the interim).

## Random EEPROM Read

Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the R/W bit set to one, the master must first perform a "dummy" write operation. The master issues the START condition and the Slave Address Byte, receives an ACKNOWLEDGE, then issues an Address Byte. This "dummy" Write operation sets the address pointer to the address from which to begin the random EEPROM read operation.

After the X9520 acknowledges the receipt of the Address Byte, the master immediately issues another START condition and the Slave Address Byte with the $R / \bar{W}$ bit set to one. This is followed by an ACKNOWLEDGE from the X9520 and then by the eight bit word. The master terminates the read operation by not responding with an ACKNOWLEDGE and instead issuing a STOP condition (Refer to Figure 15.).
A similar operation called "Set Current Address" also exists. This operation is performed if a STOP is issued instead of the second START shown in Figure 15. In this case, the device sets the address pointer to that of the Address Byte, and then goes into standby mode after the STOP bit. All bus activity will be ignored until another START is detected.

## Sequential EEPROM Read

Sequential reads can be initiated as either a current address read or random address read. The first Data Byte is transmitted as with the other modes; however, the master now responds with an ACKNOWLEDGE, indicating it requires additional data. The X9520 continues to output a Data Byte for each ACKNOWLEDGE received. The master terminates the read operation by not responding with an ACKNOWLEDGE and instead issuing a STOP condition.


| BIT(S) | DESCRIPTION |
| :---: | :---: |
| WEL | Write Enable Latch bit |
| RWEL | Register Write Enable Latch bit |
| V2OS | V2 Output Status flag |
| V3OS | V3 Output Status flag |
| BL1 - BL0 | Sets the Block Lock partition |
| POR1 - POR0 | Sets the Power-on Reset time |

## FIGURE 17. CONSTAT REGISTER FORMAT

The data output is sequential, with the data from address n followed by the data from address $n+1$. The address counter for read operations increments through the entire memory contents to be serially read during one operation. At the end of the address space the counter "rolls over" to address 00h and the device continues to output data for each ACKNOWLEDGE received (Refer to Figure 16.).

## Control and Status Register

The Control and Status (CONSTAT) Register provides the user with a mechanism for changing and reading the status of various parameters of the X9520 (See Figure 17).

The CONSTAT register is a combination of both volatile and nonvolatile bits. The nonvolatile bits of the CONSTAT register retain their stored values even when V1/VCC is powered down, then powered back up. The volatile bits however, will always power-up to a known logic state "0" (irrespective of their value at power-down).


FIGURE 16. SEQUENTIAL EEPROM READ SEQUENCE

A detailed description of the function of each of the CONSTAT register bits follows:

## WEL: WRITE ENABLE LATCH (VOLATILE)

The WEL bit controls the Write Enable status of the entire X9520 device. This bit must first be enabled before ANY write operation (to DCPs, EEPROM memory array, or the CONSTAT register). If the WEL bit is not first enabled, then ANY proceeding (volatile or nonvolatile) write operation to DCPs, EEPROM array, as well as the CONSTAT register, is aborted and no ACKNOWLEDGE is issued after a Data Byte.

The WEL bit is a volatile latch that powers up in the disabled, LOW (0) state. The WEL bit is enabled/set by writing 00000010 to the CONSTAT register. Once enabled, the WEL bit remains set to " 1 " until either it is reset to " 0 " (by writing 00000000 to the CONSTAT register) or until the X9520 powers down, and then up again.

Writes to the WEL bit do not cause an internal high voltage write cycle. Therefore, the device is ready for another operation immediately after a STOP condition is executed in the CONSTAT Write command sequence (See Figure 18).

## RWEL: REGISTER WRITE ENABLE LATCH (VOLATILE)

The RWEL bit controls the (CONSTAT) Register Write Enable status of the X9520. Therefore, in order to write to any of the bits of the CONSTAT Register (except WEL), the RWEL bit must first be set to " 1 ". The RWEL bit is a volatile bit that powers up in the disabled, LOW ("0") state.

It must be noted that the RWEL bit can only be set, once the WEL bit has first been enabled (See "CONSTAT Register Write Operation").

The RWEL bit will reset itself to the default " 0 " state, in one of three cases:

- After a successful write operation to any bits of the CONSTAT register has been completed (See Figure 18).
- When the X9520 is powered down.
- When attempting to write to a Block Lock protected region of the EEPROM memory (See "BL1, BL0: Block Lock protection bits - (Nonvolatile)").


## BL1, BL0: BLOCK LOCK PROTECTION BITS (NONVOLATILE)

The Block Lock protection bits (BL1 and BL0) are used to:

- Inhibit a write operation from being performed to certain addresses of the EEPROM memory array
- Inhibit a DCP write operation (changing the "wiper position")

The region of EEPROM memory which is protected/locked is determined by the combination of the BL1 and BLO bits written
to the CONSTAT register. It is possible to lock the regions of EEPROM memory shown in the table below:

| BL1 | BL0 | PROTECTED ADDRESSES <br> (SIZE) | PARTITION OF <br> ARRAY LOCKED |
| :---: | :---: | :---: | :---: |
| 0 | 0 | None (Default) | None (Default) |
| 0 | 1 | C0h - FFh (64 bytes) | Upper 1/4 |
| 1 | 0 | $80 \mathrm{~h}-$ FFh (128 bytes) | Upper 1/2 |
| 1 | 1 | $00 \mathrm{~h}-$ FFh (256 bytes) | All |

If the user attempts to perform a write operation on a protected region of EEPROM memory, the operation is aborted without changing any data in the array.

When the Block Lock bits of the CONSTAT register are set to something other than BL1 = 0 and BL0 $=0$, then the "wiper position" of the DCPs cannot be changed - i.e. DCP write operations cannot be conducted:

| BL1 | BL0 | DCP WRITE OPERATION PERMISSABLE |
| :---: | :---: | :---: |
| 0 | 0 | YES (Default) |
| 0 | 1 | NO |
| 1 | 0 | NO |
| 1 | 1 | NO |

The factory default setting for these bits are BL1 $=0, B L 0=0$.
IMPORTANT NOTE: If the Write Protect (WP) pin of the X9520 is active (HIGH), then all nonvolatile write operations to both the EEPROM memory and DCPs are inhibited, irrespective of the Block Lock bit settings (See "WP: Write Protection Pin").

POR1, POR0: POWER-ON RESET BITS - (NONVOLATILE)
Applying voltage to $\mathrm{V}_{\mathrm{CC}}$ activates the Power-on Reset circuit which holds V1RO output HIGH, until the supply voltage stabilizes above the $\mathrm{V}_{\text {TRIP1 }}$ threshold for a period of time, $t_{\text {PURST }}$ (See Figure 30).
The Power-on Reset bits, POR1 and POR0 of the CONSTAT register determine the tPURST delay time of the Power-on Reset circuitry (See "Voltage Monitoring Functions"). These bits of the CONSTAT register are nonvolatile, and therefore power-up to the last written state.

The nominal Power-on Reset delay time can be selected from the following table, by writing the appropriate bits to the CONSTAT register:

| POR1 | POR0 | POWER-ON RESET DELAY (TPUV1RO) |
| :---: | :---: | :---: |
| 0 | 0 | 50 ms |
| 0 | 1 | 100 ms (Default) |
| 1 | 0 | 200 ms |
| 1 | 1 | 300 ms |

The default for these bits are $\mathrm{POR} 1=0, \mathrm{POR}=1$.


FIGURE 18. CONSTAT REGISTER WRITE COMMAND SEQUENCE

## V2OS, V3OS: VOLTAGE MONITOR STATUS BITS (VOLATILE)

Bits V2OS and V3OS of the CONSTAT register are latched, volatile flag bits which indicate the status of the Voltage Monitor reset output pins V2RO and V3RO.

At power-up the $\mathrm{VxOS}(x=2,3)$ bits default to the value " 0 ". These bits can be set to a "1" by writing the appropriate value to the CONSTAT register. To provide consistency between the VxRO and VxOS however, the status of the VxOS bits can only be set to a " 1 " when the corresponding VxRO output is HIGH.

Once the VxOS bits have been set to " 1 ", they will be reset to " 0 " if:

- The device is powered down, then back up
- The corresponding VxRO output becomes LOW


## CONSTAT Register Write Operation

The CONSTAT register is accessed using the Slave Address set to 1010010 (Refer to Figure 4.). Following the Slave Address Byte, access to the CONSTAT register requires an Address Byte which must be set to FFh. Only one data byte is allowed to be written for each CONSTAT register Write operation. The user must issue a STOP, after sending this byte to the register, to initiate the nonvolatile cycle that stores the BP1, BP0, POR1 and POR0 bits. The X9520 will not ACKNOWLEDGE any data bytes written after the first byte is entered (Refer to Figure 18.).

Prior to writing to the CONSTAT register, the WEL and RWEL bits must be set using a two step process, with the whole sequence requiring 3 steps.

- Write a 02 H to the CONSTAT Register to set the Write Enable Latch (WEL). This is a volatile operation, so there is no delay after the write. (Operation preceded by a START and ended with a STOP).
- Write a 06 H to the CONSTAT Register to set the Register Write Enable Latch (RWEL) AND the WEL bit. This is also a volatile cycle. The zeros in the data byte are required. (Operation preceded by a START and ended with a STOP).
- Write a one byte value to the CONSTAT Register that has all the bits set to the desired state. The CONSTAT register can be represented as qxyst01r in binary, where xy are the Voltage Monitor Output Status (V2OS and V3OS) bits, st are the Block Lock Protection (BL1 and BL0) bits, and qr are the

Power-on Reset delay time (tpuV1Ro) control bits (POR1PORO). This operation is proceeded by a START and ended with a STOP bit. Since this is a nonvolatile write cycle, it will typically take 5 ms to complete. The RWEL bit is reset by this cycle and the sequence must be repeated to change the nonvolatile bits again. If bit 2 is set to ' 1 ' in this third step (qxys t11r) then the RWEL bit is set, but the V2OS, V3OS, POR1, POR0, BL1 and BL0 bits remain unchanged. Writing a second byte to the control register is not allowed. Doing so aborts the write operation and the X9520 does not return an ACKNOWLEDGE.

For example, a sequence of writes to the device CONSTAT register consisting of $[02 \mathrm{H}, 06 \mathrm{H}, 02 \mathrm{H}]$ will reset all of the nonvolatile bits in the CONSTAT Register to " 0 ".

It should be noted that a write to any nonvolatile bit of CONSTAT register will be ignored if the Write Protect pin of the X9520 is active (HIGH) (See "WP: Write Protection Pin").

## CONSTAT Register Read Operation

The contents of the CONSTAT Register can be read at any time by performing a random read (See Figure 19). Using the Slave Address Byte set to 10100101, and an Address Byte of FFh. Only one byte is read by each register read operation. The X9520 resets itself after the first byte is read. The master should supply a STOP condition to be consistent with the bus protocol.

After setting the WEL and/or the RWEL bit(s) to a "1", a CONSTAT register read operation may occur, without interrupting a proceeding CONSTAT register write operation.


FIGURE 19. CONSTAT REGISTER READ COMMAND SEQUENCE

## Data Protection

There are a number of levels of data protection features


FIGURE 20. MANUAL RESET RESPONSE
the value of tPURST may be selected in software via the CONSTAT register (See "POR1, POR0: Power-on Reset bits (Nonvolatile)" on page 13.).

It is recommended to stop communication to the device while V1R0 is HIGH. Also, setting the Manual Reset (MR) pin HIGH overrides the Power-on/Low Voltage circuitry and forces the V1RO output pin HIGH (See "MR: Manual Reset").

## MR: Manual Reset

The V1RO output can be forced HIGH externally using the Manual Reset (MR) input. MR is a de-bounced, TTL compatible input, and so it may be operated by connecting a push-button directly from V1/VCC to the MR pin.

V1RO remains HIGH for time tPURST after MR has returned to its LOW state (See Figure 20). An external "pull down" resistor is required to hold this pin (normally) LOW.

## X9520 Write Permission Status

| BLOCK LOCK BITS |  | WP | DCP VOLATILE WRITE PERMITTED | DCP NONVOLATILE WRITE PERMITTED | WRITE TO EEPROM PERMITTED | WRITE TO CONSTAT REGISTER PERMITTED |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLO | BL1 |  |  |  |  | VOLATILE BITS | NONVOLATILE BITS |
| x | 1 | 1 | NO | NO | NO | NO | NO |
| 1 | X | 1 | NO | NO | NO | NO | NO |
| 0 | 0 | 1 | YES | NO | NO | NO | NO |
| x | 1 | 0 | NO | NO | Not in locked region | YES | YES |
| 1 | x | 0 | NO | NO | Not in locked region | YES | YES |
| 0 | 0 | 0 | YES | YES | Yes (All Array) | YES | YES |

## Setting a $V_{\text {TRIPx }}$ Voltage ( $x=1,2,3$ )

There are two procedures used to set the threshold voltages ( $\mathrm{V}_{\text {TRIPx }}$ ), depending if the threshold voltage to be stored is higher or lower than the present value. For example, if the present $\mathrm{V}_{\text {TRIPx }}$ is 2.9 V and the new $\mathrm{V}_{\text {TRIPx }}$ is 3.2 V , the new voltage can be stored directly into the $\mathrm{V}_{\text {TRIPx }}$ cell. If however, the new setting is to be lower than the present setting, then it is necessary to "reset" the $\mathrm{V}_{\text {TRIPx }}$ voltage before setting the new value.

## Setting a Higher $V_{\text {TRIPx }}$ Voltage ( $x=1,2,3$ )

To set a $\vee_{\text {TRIPx }}$ threshold to a new voltage which is higher than the present threshold, the user must apply the desired $\mathrm{V}_{\text {TRIPx }}$ threshold voltage to the corresponding input pin (V1/VCC, V2 or V 3 ). Then, a programming voltage ( Vp ) must be applied to the WP pin before a START condition is set up on SDA. Next, issue on the SDA pin the Slave Address A0h, followed by the Byte Address 01h for $\mathrm{V}_{\text {TRIP1 }}$, 09h for $\mathrm{V}_{\text {TRIP2 }}$, and 0Dh for $\mathrm{V}_{\text {TRIP3 }}$, and a 00h Data Byte in order to program $\mathrm{V}_{\text {TRIPx }}$. The STOP bit following a valid write operation initiates the programming sequence. Pin WP must then be brought LOW to complete the operation (See Figure 23). The user does not have to set the WEL bit in the CONSTAT register before performing this write sequence.

Setting a Lower $V_{\text {TRIPx }}$ Voltage ( $x=1,2,3$ ).
In order to set $\mathrm{V}_{\text {TRIPx }}$ to a lower voltage than the present value, then $V_{\text {TRIPx }}$ must first be "reset" according to the procedure described below. Once $\mathrm{V}_{\text {TRIPx }}$ has been "reset", then $\mathrm{V}_{\text {TRIPx }}$ can be set to the desired voltage using the procedure described in "Setting a Higher $V_{\text {TRIPx }}$ Voltage".

## Resetting the $V_{\text {TRIPx }}$ Voltage ( $x=1,2,3$ ).

To reset a $\mathrm{V}_{\text {TRIPx }}$ voltage, apply the programming voltage ( Vp ) to the WP pin before a START condition is set up on SDA. Next, issue on the SDA pin the Slave Address A0h followed by the Byte Address 03h for $\mathrm{V}_{\text {TRIP1 }}$, OBh for $\mathrm{V}_{\text {TRIP2 }}$, and 0Fh for $V_{\text {TRIP3 }}$, followed by 00h for the Data Byte in order to reset $\mathrm{V}_{\text {TRIPx. }}$. The STOP bit following a valid write operation initiates the programming sequence. Pin WP must then be brought

LOW to complete the operation (See Figure 23).The user does not have to set the WEL bit in the CONSTAT register before performing this write sequence.

After being reset, the value of $\mathrm{V}_{\text {TRIPx }}$ becomes a nominal value of 1.7 V .
$V_{\text {TRIPx }}$ Accuracy ( $x=1,2,3$ ).
The accuracy with which the $\mathrm{V}_{\text {TRIPx }}$ thresholds are set, can be controlled using the iterative process shown in Figure 24.

If the desired threshold is less that the present threshold voltage, then it must first be "reset" (See "Resetting the VTRIPx Voltage ( $x=1,2,3$ ).").

The desired threshold voltage is then applied to the appropriate input pin (V1/VCC, V2 or V 3 ) and the procedure described in Section "Setting a Higher $V_{\text {TRIPx }}$ Voltage" must be followed.

Once the desired $V_{\text {TRIPx }}$ threshold has been set, the error between the desired and (new) actual set threshold can be
determined. This is achieved by applying V1/NCC to the device, and then applying a test voltage higher than the desired threshold voltage, to the input pin of the voltage monitor circuit whose $\mathrm{V}_{\text {TRIPx }}$ was programmed. For example, if $\mathrm{V}_{\text {TRIP2 }}$ was set to a desired level of 3.0 V , then a test voltage of 3.4 V may be applied to the voltage monitor input pin V 2 . In the case of setting of $\mathrm{V}_{\text {TRIP1 }}$ then only V1/VCC need be applied. In all cases, care should be taken not to exceed the maximum input voltage limits.

After applying the test voltage to the voltage monitor input pin, the test voltage can be decreased (either in discrete steps, or continuously) until the output of the voltage monitor circuit changes state. At this point, the error between the actual/measured, and desired threshold levels is calculated.

For example, the desired threshold for $\mathrm{V}_{\mathrm{TRIP2}}$ is set to 3.0 V , and a test voltage of 3.4 V was applied to the input pin V 2 (after applying power to V1/VCC). The input voltage is decreased, and found to trip the associated output level of pin V2RO from a LOW

to a HIGH, when V2 reaches 3.09 V . From this, it can be calculated that the programming error is 3.09-3.0 $=0.09 \mathrm{~V}$.

If the error between the desired and measured $\mathrm{V}_{\text {TRIPx }}$ is less than the maximum desired error, then the programming process may be terminated. If however, the error is greater than the maximum desired error, then another iteration of the $V_{\text {TRIPx }}$ programming sequence can be performed (using the calculated error) in order to further increase the accuracy of the threshold voltage.

If the calculated error is greater than zero, then the $\mathrm{V}_{\text {TRIPx }}$ must first be "reset", and then programmed to the a value equal to the previously set $\mathrm{V}_{\text {TRIPx }}$ minus the calculated error. If it is the case
that the error is less than zero, then the $V_{\text {TRIPx }}$ must be programmed to a value equal to the previously set $\mathrm{V}_{\text {TRIPx }}$ plus the absolute value of the calculated error.

Continuing the previous example, we see that the calculated error was 0.09 V . Since this is greater than zero, we must first "reset" the $\mathrm{V}_{\text {TRIP2 }}$ threshold, then apply a voltage equal to the last previously programmed voltage, minus the last previously calculated error.
Therefore, we must apply $\mathrm{V}_{\mathrm{TRIP} 2}=2.91 \mathrm{~V}$ to pin V 2 and execute the programming sequence.

Using this process, the desired accuracy for a particular $\mathrm{V}_{\text {TRIPx }}$ threshold may be attained using a successive number of iterations.


FIGURE 24. V $_{\text {TRIPx }}$ SETTING/RESET SEQUENCE ( $X=\mathbf{1 , 2 , 3}$ )

Absolute Maximum Ratings
Temperature under Bias. . . . . . . . . . . . . . . . . . . . . . . . 65 to + $135^{\circ} \mathrm{C}$
Voltage on WP pin (With respect to Vss) . . . . . . . . . . . . -1.0 to +15 V
Voltage on other pins (With respect to Vss). . . . . . . . . . . -1.0 to +7V
| Voltage on RHx-Voltage on RLx |
( $x=0,1,2$. Referenced to Vss) . $\qquad$ V1/VCC
DC Output Current (SDA,V1RO,V2RO,V3RO) . . . . . . . . . . . . . . 5mA Supply Voltage Limits
(Applied V1/VCC voltage, referenced to Vss) . . . . . . . 2.7 to 5.5V

## Thermal Information

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to +150ºC
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Industrial Temperature Range . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## DC Electrical Specifications

| SYMBOL | PARAMETER | TEST CONDITIONS/NOTES | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC} 1}{ }^{(1)}$ | Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (X9520: Active) Read memory array (3) Write nonvolatile memory | $\mathrm{f}_{\text {SCL }}=400 \mathrm{kHz}$ |  |  | $\begin{aligned} & 0.4 \\ & 1.5 \end{aligned}$ | mA |
| $\mathrm{I}_{\mathrm{CC} 2}{ }^{(2)}$ | Current into $\mathrm{V}_{\mathrm{CC}}$ Pin (X9520:Standby) With 2-Wire bus activity (3) No 2-Wire bus activity | $\begin{aligned} & \mathrm{V}_{\mathrm{SDA}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{MR}=\mathrm{Vss} \\ & \mathrm{WP}=\mathrm{Vss} \text { or Open/Floating } \\ & \left.\mathrm{V}_{\mathrm{SCL}}=\mathrm{V}_{\mathrm{CC}} \text { (when no bus activity else } \mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz}\right) \end{aligned}$ |  |  | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\mu \mathrm{A}$ |
| ${ }^{\text {LII }}$ | Input Leakage Current (SCL, SDA, MR) | $\mathrm{V}_{\mathrm{IN}}{ }^{(4)}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$. |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  | Input Leakage Current (WP) |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{lai}^{\text {a }}$ | Analog Input Leakage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ with all other analog inputs floating |  | 1 | 10 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current (SDA, V1RO, V2RO, V3RO) | $\mathrm{V}_{\text {OUT }}{ }^{(5)}=$ GND to $\mathrm{V}_{\text {CC. }}$. 9520 is in Standby <br> (2) |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TRIP1PR }}$ | $\mathrm{V}_{\text {TRIP1 }}$ Programming Range |  | 2.75 |  | 4.70 | V |
| $\mathrm{V}_{\text {TRIPxPR }}$ | $\mathrm{V}_{\text {TRIPx }}$ Programming Range ( $\mathrm{x}=2,3$ ) |  | 1.8 |  | 4.70 | V |
| $\mathrm{V}_{\text {TRIP1 }}{ }^{(6)}$ | Pre - programmed $\mathrm{V}_{\text {TRIP1 }}$ threshold | Factory shipped default option A Factory shipped default option B | $\begin{aligned} & 2.85 \\ & 4.55 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 3.05 \\ & 4.75 \end{aligned}$ | V |
| $\mathrm{V}_{\text {TRIP2 }}{ }^{(6)}$ | Pre - programmed $\mathrm{V}_{\text {TRIP2 }}$ threshold | Factory shipped default option A Factory shipped default option B | $\begin{aligned} & 1.65 \\ & 2.85 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 1.85 \\ & 3.05 \end{aligned}$ | V |
| $\mathrm{V}_{\text {TRIP3 }}{ }^{(6)}$ | Pre - programmed $\mathrm{V}_{\text {TRIP3 }}$ threshold | Factory shipped default option A Factory shipped default option B | $\begin{array}{r} 1.65 \\ 2.85 \\ \hline \end{array}$ | $\begin{aligned} & 1.8 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 1.85 \\ & 3.05 \\ & \hline \end{aligned}$ | V |
| IVx | V2 Input leakage current V3 Input leakage current | $\begin{aligned} & V_{S D A}=V_{S C L}=V_{C C} \\ & \text { Others }=G N D \text { or } V_{C C} \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IL}}{ }^{(7)}$ | Input LOW Voltage (SCL, SDA, WP, MR) |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}{ }^{(7)}$ | Input HIGH Voltage (SCL, SDA, WP, MR) |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {OLx }}$ | V1RO, V2RO, V3RO, SDA Output Low Voltage | I SINK $=2.0 \mathrm{~mA}$ |  |  | 0.4 | V |

## NOTES:

1. The device enters the Active state after any START, and remains active until: 9 clock cycles later if the Device Select Bits in the Slave Address Byte are incorrect; 200ns after a STOP ending a read operation; or tWC after a STOP ending a write operation.
2. The device goes into Standby: 200ns after any STOP, except those that initiate a high voltage write cycle; twC after a STOP that initiates a high voltage cycle; or 9 clock cycles after any START that is not followed by the correct Device Select Bits in the Slave Address Byte.
3. Current through external pull up resistor not included.
4. $\mathrm{V}_{\mathrm{IN}}=$ Voltage applied to input pin.
5. $\mathrm{V}_{\text {OUT }}=$ Voltage applied to output pin.
6. See Ordering Information Table.
7. $\mathrm{V}_{\mathrm{IL}}$ Min. and $\mathrm{V}_{\mathrm{IH}}$ Max. are for reference only and are not tested.

AC Characteristics (See Figure 27, Figure 28, Figure 29)

| SYMBOL | PARAMETER | 400kHz |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| fSCL | SCL Clock Frequency | 0 | 400 | kHz |
| $\mathrm{t}_{\mathrm{IN}}{ }^{(5)}$ | Pulse width Suppression Time at inputs | 50 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}{ }^{(5)}$ | SCL LOW to SDA Data Out Valid | 0.1 | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BUF }}$ | Time the bus free before start of new transmission | 1.3 |  | $\mu \mathrm{s}$ |
| tow | Clock LOW Time | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock HIGH Time | 0.6 |  | $\mu \mathrm{S}$ |
| tsu:STA | Start Condition Setup Time | 0.6 |  | $\mu \mathrm{s}$ |
| thD:STA | Start Condition Hold Time | 0.6 |  | $\mu \mathrm{s}$ |
| $t_{\text {SU:DAT }}$ | Data In Setup Time | 100 |  | ns |
| $\mathrm{t}_{\text {HD: }}$ DAT | Data In Hold Time | 0 |  | $\mu \mathrm{s}$ |
| tsu:Sto | Stop Condition Setup Time | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}{ }^{(5)}$ | Data Output Hold Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{(5)}$ | SDA and SCL Rise Time | $20+.1 \mathrm{Cb}^{(2)}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{F}}{ }^{(5)}$ | SDA and SCL Fall Time | $20+.1 \mathrm{Cb}^{(2)}$ | 300 | ns |
| tsu:WP | WP Setup Time | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD}}$ :WP | WP Hold Time | 0 |  | $\mu \mathrm{S}$ |
| $\mathrm{Cb}{ }^{(5)}$ | Capacitive load for each bus line |  | 400 | pF |

## AC TEST CONDITIONS

| Input Pulse Levels | $0.1 \mathrm{~V}_{\mathrm{CC}}$ to $0.9 \mathrm{~V}_{\mathrm{CC}}$ |
| :--- | :--- |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | $0.5 \mathrm{~V}_{\mathrm{CC}}$ |
| Output Load | See Figure 25 |

## Nonvolatile Write Cycle Timing

| SYMBOL | PARAMETER | MIN | TYP (Note 1) | MAX |
| :--- | :--- | :---: | :---: | :---: |
| UWC (Note 4) | Nonvolatile Write Cycle Time |  | 5 | 10 |

Capacitance ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )

| SYMBOL | PARAMETER | MAX | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: |
| $C_{\text {OUT }}$ (Note 5) | Output Capacitance (SDA, V1RO, V2RO, V3RO) | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{IN}}$ (Note 5) | Input Capacitance (SCL, WP, MR) | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |

NOTES:

1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
2. $\mathrm{Cb}=$ total capacitance of one bus line in pF .
3. Over recommended operating conditions, unless otherwise specified.
4. $t_{W C}$ is the time from a valid STOP condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.
5. This parameter is not $100 \%$ tested.

## Potentiometer Characteristics

| SYMBOL | PARAMETER | TEST CONDITIONS/NOTES | LIMITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | UNITS |
| $\mathrm{R}_{\text {TOL }}$ | End to End Resistance Tolerance |  | -20 |  | +20 | \% |
| $\mathrm{V}_{\mathrm{RHx}}$ | $\mathrm{R}_{\mathrm{H}}$ Terminal Voltage ( $\mathrm{x}=0,1,2$ ) |  | Vss |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {RLx }}$ | $R_{L}$ Terminal Voltage ( $\mathrm{x}=0,1,2$ ) |  | Vss |  | $\mathrm{V}_{\text {CC }}$ | V |
| $\mathrm{P}_{\mathrm{R}}$ | Power Rating ${ }^{(1)}$ (6) | $\mathrm{R}_{\text {TOTAL }}=10 \mathrm{k} \Omega$ (DCP0, DCP1) |  |  | 10 | mW |
|  |  | $\mathrm{R}_{\text {TOTAL }}=100 \mathrm{k} \Omega$ (DCP2) |  |  | 5 | mW |
| $\mathrm{R}_{\mathrm{W}}$ | DCP Wiper Resistance | $\begin{aligned} & I_{W}=1 \mathrm{~mA}, \mathrm{~V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{R H x}=\mathrm{VCC}, \\ & \mathrm{~V}_{R L x}=\mathrm{Vss}(\mathrm{x}=0,1,2) . \end{aligned}$ |  | 200 | 400 | $\Omega$ |
|  |  | $\begin{aligned} & I_{\mathrm{W}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{RHx}}=\mathrm{VCC}, \\ & \mathrm{~V}_{\mathrm{RLx}}=\mathrm{Vss}(\mathrm{x}=0,1,2) \end{aligned}$ |  | 400 | 1200 | $\Omega$ |
| IW | Wiper Current ${ }^{(6)}$ |  |  |  | 4.4 | mA |
|  | Noise | $\mathrm{R}_{\text {TOTAL }}=10 \mathrm{k}$ ( $\mathrm{DCP0} 0$, DCP1) |  |  |  | $\begin{gathered} \mathrm{mV} / \\ \sqrt{ }(\mathrm{Hz}) \end{gathered}$ |
|  |  | $\mathrm{R}_{\text {TOTAL }}=100 \mathrm{k} \Omega$ (DCP2) |  |  |  | $\begin{gathered} \mathrm{mV} / \\ \sqrt{ }(\mathrm{Hz}) \end{gathered}$ |
|  | Absolute Linearity ${ }^{(2)}$ | $R_{w(n)(\text { actual ) }}-R_{w(n)(\text { expected) }}$ | -1 |  | +1 | MI ${ }^{(4)}$ |
|  | Relative Linearity ${ }^{(3)}$ | $\mathrm{R}_{\mathrm{w}(\mathrm{n}+1)}-\left[\mathrm{R}_{\mathrm{w}(\mathrm{n})+\mathrm{ml}}\right]$ | -1 |  | +1 | MI ${ }^{(4)}$ |
|  | RTOTAL Temperature Coefficient | $\mathrm{R}_{\text {TOTAL }}=10 \mathrm{k} \Omega$ (DCP0, DCP1) |  | $\pm 300$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{R}_{\text {TOTAL }}=100 \mathrm{k} \Omega$ (DCP2) |  | $\pm 300$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitances ${ }^{(6)}$ | See Figure 26. |  | 10/10/25 |  | pF |
| $\mathrm{t}_{\text {wr }}$ | Wiper Response time ${ }^{(6)}$ | See Figure 34. |  |  | 200 | $\mu \mathrm{S}$ |

## NOTES:

1. Power Rating between the wiper terminal $R_{W X(n)}$ and the end terminals $R_{H X}$ or $R_{L X}-$ for $A N Y$ tap position $n,(x=0,1,2)$.
2. Absolute Linearity is utilized to determine actual wiper resistance versus, expected resistance $=\left(R_{w \times(n)}(\right.$ actual $\left.)-R_{w x(n)}(\operatorname{expected})\right)= \pm 1 \mathrm{Ml}$ Maximum ( $x=0,1,2$ ).
3. Relative Linearity is a measure of the error in step size between taps $=R_{W \times(n+1)}-\left[R_{w x(n)}+M I\right]= \pm 1 \mathrm{MI}(x=0,1,2)$
4. $1 \mathrm{MI}=$ Minimum Increment $=\mathrm{R}_{\mathrm{TOT}} /($ Number of taps in DCP -1$)$.
5. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
6. This parameter is periodically sampled and not $100 \%$ tested.
$V_{\text {TRIPX }}(x=1,2,3)$ Programming Parameters (See Figure 33)

| PARAMETER | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{VPS}}$ | $\mathrm{V}_{\text {TRIPx }}$ Program Enable Voltage Setup time | 10 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{VPH}}$ | $\mathrm{V}_{\text {TRIPx }}$ Program Enable Voltage Hold time | 10 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {TSU }}$ | $\mathrm{V}_{\text {TRIPx }}$ Setup time | 10 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {THD }}$ | $\mathrm{V}_{\text {TRIPx }}$ Hold (stable) time | 10 |  |  | $\mu \mathrm{s}$ |
| $t_{V P O}$ | $\mathrm{V}_{\text {TRIPx }}$ Program Enable Voltage Off time (Between successive adjustments) | 1 |  |  | ms |
| $\mathrm{t}_{\text {wc }}$ | $\mathrm{V}_{\text {TRIPx }}$ Write Cycle time |  | 5 | 10 | ms |
| $V_{P}$ | Programming Voltage | 10 |  | 15 | V |
| $V_{\text {ta }}$ | $\mathrm{V}_{\text {TRIPx }}$ Program Voltage accuracy (Programmed at $25^{\circ} \mathrm{C}$.) | -100 |  | +100 | mV |
| $\mathrm{V}_{\mathrm{tv}}$ | $\mathrm{V}_{\text {TRIP }}$ Program variation after programming ( $-40-85^{\circ} \mathrm{C}$ ). (Programmed at $25^{\circ} \mathrm{C}$.) | -25 | +10 | +25 | mV |

NOTE: The above parameters are not $100 \%$ tested.

V1RO, V2RO, V3RO Output Timing. (See Figure 30, Figure 31, Figure 32)

| SYMBOL | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\text { tpurst }^{(5)}$ | Power On Reset delay time | POR1 $=0, \mathrm{POR0}=0$ | 25 | 50 | 75 | ms |
|  |  | POR1 $=0, \mathrm{POR0}=1$ | 50 | 100 | 150 | ms |
|  |  | POR1 $=1, \mathrm{POR0}=0$ | 100 | 200 | 300 | ms |
|  |  | POR1 $=1, \mathrm{POR0}=1$ | 150 | 300 | 450 | ms |
| $\begin{aligned} & t_{\text {MRD }}(\text { Figure 31) } \\ & (5)^{(2)} \end{aligned}$ | MR to V1RO propagation delay | See ${ }^{(1)(2)(4)}$ |  |  | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {MRDPW }}{ }^{(5)}$ | MR pulse width |  | 500 |  |  | ns |
| $\mathrm{t}_{\text {RPDx }}{ }^{(5)}$ | V1/VCC, V2, V3 to V1RO, V2RO, V3RO propagation delay (respectively) |  |  |  | 20 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{Fx}}{ }^{(5)}$ | V1/VCC, V2, V3 Fall Time |  | 20 |  |  | $\mathrm{mV} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{Rx}}{ }^{(5)}$ | V1/VCC, V2, V3 Rise Time |  | 20 |  |  | $\mathrm{mV} / \mathrm{\mu s}$ |
| $\mathrm{V}_{\text {RVALID }}{ }^{(5)}$ | V1/VCC for V1RO, V2RO, V3RO Valid (3). |  | 1 |  |  | V |

## NOTES:

1. See Figure 31 for timing diagram.
2. See Figure 25 for equivalent load.
3. This parameter describes the lowest possible V1/VCC level for which the outputs V1RO, V2RO, and V3RO will be correct with respect to their inputs (V1/VCC, V2, V3).
4. From MR rising edge crossing $\mathrm{V}_{\mathrm{IH}}$, to V 1 RO rising edge crossing $\mathrm{V}_{\mathrm{OH}}$.
5. The above parameters are not $100 \%$ tested.


FIGURE 25. EQUIVALENT AC CIRCUIT


FIGURE 26. DCP SPICE MACROMODEL

## Timing Diagrams



FIGURE 27. BUS TIMING


FIGURE 28. WP PIN TIMING


FIGURE 29. WRITE CYCLE TIMING


FIGURE 30. POWER-UP AND POWER-DOWN TIMING


FIGURE 31. MANUAL RESET TIMING DIAGRAM


Note: $\mathrm{x}=\mathbf{2 , 3}$.

FIGURE 32. V2, V3 TIMING DIAGRAM


FIGURE 33. $V_{\text {TRIPX }}$ PROGRAMMING TIMING DIAGRAM $(X=1,2,3)$


FIGURE 34. DCP "WIPER POSITION" TIMING

## Appendix 1

DCP1 (100 Tap) Tap Position to Data Byte Translation Table

| TAP POSITION | DATA BYTE |  |
| :---: | :---: | :---: |
|  | DECIMAL | BINARY |
| 0 | 0 | 00000000 |
| 1 | 1 | 00000001 |
|  |  |  |
| 23 | 23 | 00010111 |
| 24 | 24 | 00011000 |
| 25 | 56 | 00111000 |
| 26 | 55 | 00110111 |
|  | . |  |
| 48 | 33 | 00100001 |
| 49 | 32 | 00100000 |
| 50 | 64 | 01000000 |
| 51 | 65 | 01000001 |
|  |  |  |
| 73 | 87 | 01010111 |
| 74 | 88 | 01011000 |
| 75 | 120 | 01111000 |
| 76 | 119 | 01110111 |
| . | $\cdot$ | . |
| 98 | 97 | 01100001 |
| 99 | 96 | 01100000 |

## Appendix 2

DCP1 (100 Tap) Tap Position to Data Byte Translation Algorithm Example. (Example 1)

```
unsigned DCP1_TAP_Position(int tap_pos)
{
    int block;
    int i;
    int offset;
    int wcr_val;
    offset= 0;
    block = tap_pos / 25;
    if (block < 0) return ((unsigned)0);
    else if (block <= 3)
    { switch(block)
        { case (0): return ((unsigned)tap_pos) ;
                case (1):
                {
                            wcr_val = 56;
                            offset = tap_pos - 25;
                            for (i=0; i<= offset; i++) wcr_val-- ;
                                    return ((unsigned)++wcr_val);
        }
        case (2):
        {
    wcr_val = 64;
        offset = tap_pos - 50;
        for (i=0; i<= offset; i++) wcr_val++ ;
        return ((unsigned)--wcr_val);
            }
                case (3):
                {
                            wcr_val = 120;
                        offset = tap_pos - 75;
                            for (i=0; i<= offset; i++) wcr_val-- ;
                        return ((unsigned)++wcr_val);
                }
        }
    }
    return((unsigned)01100000);
}
```


## Appendix 2

DCP1 (100 TAP) TAP POSITION TO DATA BYTE TRANSLATION ALGORITHM EXAMPLE. (EXAMPLE 2)

```
unsigned DCP100_TAP_Position(int tap_pos)
{
/* optional range checking
*/ if (tap_pos < 0) return ((unsigned)0); /* set to min val */
    else if (tap_pos >99) return ((unsigned) 96); /* set to max val */
/* 100 Tap DCP encoding formula */
if (tap_pos > 74)
    return ((unsigned) (195 - tap_pos));
    else if (tap_pos > 49)
        return ((unsigned) (14 + tap_pos));
        else if (tap_pos > 24)
            return ((unsigned) (81 - tap_pos));
            else return (tap_pos);
}
```


## Thin Shrink Small Outline Package Family (TSSOP)



MDP0044
THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

| SYMBOL | 14 LD | 16 LD | 20 LD | 24 LD | 28 LD | TOLERANCE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1.20 | 1.20 | 1.20 | 1.20 | 1.20 | Max |
| A1 | 0.10 | 0.10 | 0.10 | 0.10 | 0.10 | $\pm 0.05$ |
| A2 | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.05$ |
| b | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | $+0.05 /-0.06$ |
| c | 0.15 | 0.15 | 0.15 | 0.15 | 0.15 | $+0.05 /-0.06$ |
| D | 5.00 | 5.00 | 6.50 | 7.80 | 9.70 | $\pm 0.10$ |
| E | 6.40 | 6.40 | 6.40 | 6.40 | 6.40 | Basic |
| E1 | 4.40 | 4.40 | 4.40 | 4.40 | 4.40 | $\pm 0.10$ |
| e | 0.65 | 0.65 | 0.65 | 0.65 | 0.65 | Basic |
| L | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | $\pm 0.15$ |
| L1 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 | Reference |

NOTES:

1. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.
2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm per side.
3. Dimensions "D" and "E1" are measured at dAtum Plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

© Copyright Intersil Americas LLC 2005-2007. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    * Please refer to TB347 for details on reel specifications.
    ** For details, see DC Operating characteristics
    NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

