OBSOLETE



www.ti.com

SNLS032E - AUGUST 1998 - REVISED APRIL 2013

CLC012 Adaptive Cable Equalizer for ITU-T G.703 Data Recovery

Check for Samples: CLC012

FEATURES

- Automatic Equalization of Coaxial and Twisted Pair Cables
- Loss of Signal Detect and Output Mute
- **Output Eye Monitor**
- Single Supply Operation: +5V or -5.2V
- **Single-Ended or Differential Input**
- Low Cost

APPLICATIONS

- ITU-T G.703 Serial Data Recovery
- Serial Digital Data Routing and Distribution
- Serial Digital Data Equalization and Reception
- Data Recovery Equalization: ATM, CAD Networks, Medical, Set Top Terminals, Industrial Video Networks

KEY SPECIFICATIONS

- Low Jitter: 180pspp @ 270 Mbps Through 200 Meters of Belden 8281 Coaxial Cable
- High Data Rates: < 50 Mbps to > 650 Mbps
- Excellent Input Return Loss: 19 dB @ 270 MHz
- Low Supply Current: 68 mA
- Equalizes up to 300+ Meters of Belden 8281 or 120 Meters of Cat 5 UTP Cable

DESCRIPTION

TI's CLC012 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable (or any media with similar dispersive loss characteristics). The CLC012 simplifies the task of high-speed data recovery with a one-chip solution and a minimal number of external components. The equalizer automatically adapts to equalize any cable length from zero meters to lengths that attenuate the signal by 40 dB at 200 MHz. This corresponds to 300 meters of Belden 8281 or 120 meters of Category 5 UTP (unshielded twisted pair).

The CLC012 provides superior jitter performance: $180 ps_{pp}$ for 270 Mbps data that has passed through 200 meters of Belden 8281 cable. This exceptional performance provides wide error margin in digital data links. The equalizer operates on a single supply with a power consumption of only 290 mW. The small 14-pin SOIC package allows for high-density placement of components for multi-channel applications such as routers. The equalizer operates over a wide range of data rates from less than 50 Mbps to rates in excess of 650 Mbps.

The equalizer is flexible in allowing either singleended or differential input drive. Its high common mode rejection provides excellent immunity to interference from noise sources. On-chip quantized feedback eliminates baseline wander.

Additional features include a Loss of Signal output and an output mute pin which, when tied together, mute the output when no signal is present. A buffered eye monitor output is provided, for viewing the equalized signal prior to the comparator. Differential AEC pins allow the user to set the internal adaptive loop time constant with one external capacitor.

ÆÀ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

www.ti.com

Typical Application



Before Equalization: 622Mbps 200m of Belden 8281 Coaxial Cable

				-	-				
				-	-				
is is an in	Santana da serie da s	Junior	Sell Se	۔ - تیمنا یا فی خوانا	- - 5 sijon i	n fasta bas	l Anni An	ineres die	da Kiristan
									ų.
				-	-				
	200m	ιV _1ns_ ≁		-	-				

After Equalization: 622Mbps 200m of Belden 8281 Coaxial Cable



Connection Diagram





SNLS032E - AUGUST 1998 - REVISED APRIL 2013

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage (V _{CC} -V _{EE})	-0.3V, +6.5V
Maximum Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering 4 sec.)	+260°C
ESD Rating ⁽³⁾	≥500V
θ _{JA} 14-Pin SOIC (AJE)	95°C/W
MTTF (based on limited life test data)	4.8 x 10 ⁷ hours

"Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply (1) that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and (2)specifications.

Human body model, 1.5 k Ω in series with 100 pF; based on limited test data. (3)

Recommended Operating Conditions

Supply Voltage (V _{CC} –V _{EE})	4.5V to 5.5V
Operating Temperature Range	−40°C to +85°C
Series Input Resistance (In Series w/DI & DI)	100Ω
Input Coupling Capacitance	1.0 µF
AEC Capacitor (Connected between AEC+ & AEC-)	50 pF to 1 µF
Cable Input Voltage Swing ⁽¹⁾	720 to 880 mV _{pp}
DO/DO Minimum Voltage ⁽²⁾	V _{CC} -1.6V

These specifications assume an 800 mV_{pp} signal at the cable input. Levels above and below 800 mV are allowable, but performance may vary. The cable will attenuate the signal prior to entering the equalizer. To maintain specified performance, do not reduce DO/DO below this level. (1)

(2)

Electrical Characteristics

(V_{CC} = +5V, V_{EE} = 0V, signal source swing = 0.8 $V_{pp}^{(1)}$, C_{AEC} = 100 pF)

Parameter	Conditions	Тур +25°С	Min/Max +25°C ⁽²⁾	Min/Max −40°C to +85°C ⁽²⁾	Units
DYNAMIC PERFORMANCE					
Residual Jitter					
10 meters Belden 8281	311 Mbps PRN ⁽³⁾	150	250	400	ps _{pp}
300 meters Belden 8281	311 Mbps PRN ⁽³⁾⁽⁴⁾	350	500	750	ps _{pp}
Equalization Time Constant					
100 meters Belden 8281	$C_{AEC} = 100 \text{ pF}^{(5)}$	1.5	_	_	μs
200 meters Belden 8281	$C_{AEC} = 100 \text{ pF}^{(5)}$	2.0	_	_	μs
300 meters Belden 8281	$C_{AEC} = 100 \text{ pF}^{(5)}$	3.2	_	_	μs
output rise and fall time (20%-80%)	$R_{collector} = 75\Omega$	750	_	_	ps
output duty cycle distortion		30	_	_	ps
minimum average transition density		1/50	_	_	trans/ns
maximum average data rate	150m Belden 8281 ⁽⁶⁾	650	_	_	Mbps
V _{CC} Jitter Sensitivity					
27 MHz		0.85	_	_	ns/V
270 MHz		1.90	_	_	ns/V
V _{EE} Jitter Sensitivity					
27 MHz		0.55	_	_	ns/V
270 MHz		1.45	_	_	ns/V
STATIC PERFORMANCE					
Supply Current (Includes Output Current)					
$V_{AEC} = 0V$	See ⁽⁴⁾	68	48/75	40/80	mA
$V_{AEC} = 0.4V$	See ⁽⁴⁾	53	43/64	37/70	mA
Input and Output Parameters					
DO/DO output current		10	8.7/11.3	8.0/12	mA
DO/DO output voltage swing	$R_{collector} = 75\Omega^{(4)}$	750	650/850	600/900	mV
DI/DI common mode voltage		3.4	_	_	V
AEC differential voltage	Belden 8281	1.5	_	_	mV/meter
AEC+/AEC- common mode		3.6	_	_	V
output eye monitor (OEM) bias potential		3.2	_	_	V
Loss of Signal (LOS) current output-HIGH	LOS $V_{OH} = 4.5V$	-400	_	_	μA
Loss of Signal (LOS) current output-LOW	LOS $V_{OL} = 0.5V$	600	_	_	μA
MUTE voltage input-HIGH	See ⁽⁴⁾	1.8	2.0	2.0	V
MUTE voltage input-LOW	See ⁽⁴⁾	1.2	0.8	0.8	V
MUTE current input-HIGH	$V_{IH} = 5V^{(4)}$	5.0	±100	±500	nA
MUTE current input-LOW	$V_{\rm IL} = 0V^{(4)}$	0.2	±100	±500	nA

(1) These specifications assume an 800 mV_{pp} signal at the cable input. Levels above and below 800 mV are allowable, but performance may vary. The cable will attenuate the signal prior to entering the equalizer.

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality (2) levels are determined from tested parameters. Peak-to-peak jitter is defined as 6 times the rms jitter.

(3)

J-level: spec. is 100% tested at +25°C. (4)

Submit Documentation Feedback

For more information, see Operation and Design Guidelines. (5)

(6) 50% eye opening.

STRUMENTS

EXAS

Copyright © 1998–2013, Texas Instruments Incorporated



SNLS032E - AUGUST 1998 - REVISED APRIL 2013

Electrical Characteristics (continued)

 $(V_{CC} = +5V, V_{EE} = 0V, \text{ signal source swing} = 0.8 V_{DD}^{(1)}, C_{AEC} = 100 \text{ pF})$

Parameter	Conditions	Тур +25°С	Min/Max +25°C ⁽²⁾	Min/Max -40°C to +85°C ⁽²⁾	Units	
TIMING PERFORMANCE						
LOS Response Time						
carrier applied	See ⁽⁷⁾	150	1000	1000	ns	
carrier removed	See ⁽⁸⁾	150	1000	1000	ns	
MUTE response time	See ⁽⁹⁾	2.0	_	_	ns	
MISCELLANEOUS PERFORMANCE						
input resistance	single-ended	7.3	_	_	kΩ	
input capacitance	single-ended ⁽¹⁰⁾	1.0	_	_	pF	
input return loss @ 270 MHz	$Z_{o} = 75\Omega^{(11)}$	19	_	_	dB	
maximum cable attenuation	200 MHz ⁽¹²⁾	40	_	_	dB	

Time from application of a valid signal to when the LOS output asserts high. (7)

(7) Time from application of a valid signal to when the LOS output asserts high.
(8) Time from the removal <u>of a valid signal to when the LOS output asserts low.</u>
(9) Time from assertion of MUTE to when the output responds.
(10) Device only. Does not include typical pc board parasitics.
(11) Includes typical pc board parasitics.
(12) This sets the maximum cable length for the equalizer.



www.ti.com

Typical Performance Characteristics



Figure 2.

Before Equalization: 155Mbps 100m of Belden 8281 Coaxial Cable



Figure 4.

Before Equalization: 155Mbps 200m of Belden 8281 Coaxial Cable





After Equalization: 155Mbps 100m of Belden 8281 Coaxial Cable



After Equalization: 155Mbps 200m of Belden 8281 Coaxial Cable



6



Typical Performance Characteristics (continued)



Figure 8.

Before Equalization: 622Mbps 50m of Belden 8281 Coaxial Cable



Before Equalization: 622Mbps 100m of Belden 8281 Coaxial Cable





SNLS032E - AUGUST 1998 - REVISED APRIL 2013

Figure 9.

After Equalization: 622Mbps 50m of Belden 8281 Coaxial Cable



After Equalization: 622Mbps



100m of Belden 8281 Coaxial Cable





8



PIN DEFINITIONS						
Name	Pin #	Description				
DI, DI	8, 9	Differential data inputs.				
DO, DO	13, 14	Differential collector data outputs (ECL compatible).				
AEC+, AEC-	6, 7	AEC loop filter pins.				
		A capacitor connected between these pins governs the loop response for the adaptive equalization loop.				
OEM	3	Eye monitor output. The output of the equalization filter.				
LOS	5	Loss of Signal. (Low when no signal is present).				
MUTE	12	Output MUTE. (Active low.)				
		Loss of Signal (LOS) may be tied to this pin to inhibit the output when no signal is present.				
V _{CC}	1, 2, 4	Positive supply pins (ground or +5V).				
V _{EE}	10, 11	Negative supply pins (-5.2V or ground).				

Operation

The CLC012 Adaptive Cable Equalizer provides a complete solution for equalizing high-bit-rate digital data transmitted over long transmission lines. The following sections furnish design and application information to assist in completing a successful design:

- Block diagram explanation of the CLC012 •
- Recommended standard input and output interface connections .
- Common applications for the CLC012 .
- Measurement, PC layout, and cable emulation boxes

For applications assistance in the U.S., go to the WEBENCH® Design Center Team's website at www.ti.com/ww/en/analog/webench/.



Figure 20. CLC012 Equalizer Application Circuit



SNLS032E - AUGUST 1998-REVISED APRIL 2013

BLOCK DESCRIPTION

The CLC012 is an adaptive equalizer that reconstructs serial digital data received from transmission lines such as coaxial cable or twisted pair. Its transfer function approximates the reciprocal of the cable loss characteristic. The block diagram in Figure 21 depicts the main signal conditioning blocks for equalizing digital data at the receiving end of a cable. The CLC012 receives baseband differential or single-ended digital signals at its inputs DI and DI.

The *Equalizer* block is a two-stage adaptive filter. This filter is capable of equalizing cable lengths from zero meters to lengths that require 40 dB of boost at 200 MHz.

The *Quantized Feedback Comparator* block receives the differential signals from the equalizer filter block. This block includes two comparators. The first comparator incorporates a self-biasing DC restore circuit. This is followed by a second high-speed comparator with output mute capability. The second comparator receives and slices the DC-restored data. Its outputs DO and DO are taken from the collectors of the output transistors. MUTE latches DO and DO when a TTL logic low level is applied.

The *Adaptive Servo Control* block produces the signal for controlling the filter block, and outputs a voltage proportional to cable length. It receives differential signals from the output of the filter block and from the quantized-feedback comparator (QFBC) to develop the control signal. The servo loop response is controlled by an external capacitor placed across the AEC+ and AEC- pins. Its output voltage, as measured differentially across AEC+ and AEC-, is roughly proportional to the length of the transmission line. For Belden 8281 coaxial cable this differential voltage is about 1.5 mV/meter. Once this voltage exceeds 500 mV, no additional equalization is provided.

The *Loss of Signal (LOS)* block monitors the signal power out of the equalizing filter and compares it to an internal reference to determine if a valid signal is present. A CMOS high output indicates that data is present. The output of LOS can be connected to the MUTE input to automatically latch the outputs (DO and DO), preventing random transitions when no data is present.

The **Output Eye Monitor (OEM)** provides a single-ended buffered output for observing the equalized eye pattern. The OEM output is a low impedance high-speed voltage driver capable of driving an AC-coupled 100Ω load.







DEVICE TESTING

Performance or compliancy testing of the CLC012 with **Cable Clones** is not allowed. Use of these devices is contrary to the product's specifications and test procedures. Testing for product specifications or performance using cable clones is invalid since cable clones have a different frequency response than the actual cable. Testing with full length cable samples is recommended.

Input Interfacing

The CLC012 accepts either differential or single-ended input voltage specified in *Static Performance* section of the Electrical Characteristics table. The following sections show several suggestions for interfaces for the inputs and outputs of the CLC012.

SINGLE-ENDED INPUT INTERFACE: 75Ω Coaxial Cable

The input is connected single-ended to either DI or $\overline{\text{DI}}$ as shown in Figure 22. Balancing unused inputs helps to lessen the effects of noise. Use the equivalent termination of 37.4 Ω to balance the input impedance seen by each pin. It also helps to terminate grounds at a common point. Resistors R_x and R_y are recommended for optimum performance. The equalizer inputs are self-biasing. Signals should be AC coupled to the inputs as shown in Figure 22.



Figure 22. Single-Ended 75Ω Cable Input Interface

DIFFERENTIAL INPUT INTERFACE: Twisted Pair

A recommended differential input interface is shown in Figure 23. Proper voltage levels must be furnished to the input pins and the proper cable terminating impedance must be provided. For Category 5 UTP this is approximately 100Ω . Figure 23 shows a generalized network which may be used to receive data over a twisted pair. Resistors R₁ and R₂ provide the proper terminating impedance and signal level adjustment. The blocking capacitors provide AC coupling of the attenuated signal levels. The plots in the Typical Performance Characteristics section demonstrate various equalized data rates using Category 5 UTP at 100 meter lengths. A full schematic of a recommended driver and receiver circuit for 100Ω Category 5 UTP is provided in the Typical Applications section with further explanation.







Output Interfacing

The outputs DO and DO produce ECL logic levels when the recommended output termination networks are used. The DO and DO pins are **not complementary emitter coupled logic** outputs. Instead, the outputs are taken off of the collectors of the transistors. Therefore, care must be taken to meet the interface threshold levels required by ECL families. Recommended interfaces for standard ECL families are shown in the following circuits.

DIFFERENTIAL LOAD-TERMINATED OUTPUT INTERFACE

Figure 24 shows a recommended circuit for implementing a differential output that is terminated at the load. A diode or 75Ω resistor provides a voltage drop from the positive supply (+5V for PECL or Ground for ECL operation) to establish proper ECL levels. The resistors terminate the cable to the characteristic impedance. The output voltage swing is determined by the CLC012 output current (10 mA) times the termination resistor. For the circuit in Figure 24, the nominal output voltage swing is 750 mV.



Figure 24. Differential Load Terminated Output Interface

DIFFERENTIAL SOURCE-TERMINATED OUTPUT INTERFACE

Figure 25 is similar to Figure 24 except that the termination is provided at the source. This configuration may also be used for single-ended applications. However, the unused output must still be terminated as shown.



Figure 25. Differential Source Terminated Output Interface



www.ti.com

TERMINATING PHYSICALLY SEPARATED OUTPUTS

When the two outputs must be routed to physically separate locations, the circuit in Figure 25 may be applied. Alternatively, if load termination is desired, the circuit in Figure 26 may be used. The resistive divider network provides 75Ω termination and establishes proper ECL levels. This circuit consumes slightly more power than the previous circuits.



Figure 26. Alternative Load Terminated Output Interface

Design Guidelines

SELECTING THE AUTOMATIC EQUALIZER CAPACITOR

The AEC capacitor sets the loop time constant τ for the equalizer's adaptive loop response time. The following formula is used to set the loop time constant:

 $T = R \bullet C_{AEC} \bullet 10^{-6}$

R is a conversion factor that is set by internal equalizer parameters and cable length. For Belden 8281 coaxial cable, the R values are ($\tau = \mu s$, C_{AEC} in pF):

Cable Length	R Value (Ohms)		
100 meters	15000		
200 meters	20000		
300 meters	32000		

For example, a C_{AEC} value of 100 pF results in an adaptive loop time constant of 2 µs at 200 meters of cable.

CONNECTION AND OPERATION OF LOS AND MUTE

Loss of Signal (LOS) is a CMOS output that indicates the presence of equalized data from the filter. This LOS output can be connected to MUTE to suspend changes in the data outputs DO and DO, if no valid signal exists. This simple configuration prevents random output transitions due to noise. For sparse transition patterns it is recommended that a capacitor be connected to LOS as shown in Figure 20.

Add a capacitor to pin 5 to slow the response time of Loss of Signal when LOS is connected to MUTE. The capacitor reduces sensitivity to pathological patterns. Pathological patterns are defined as sparse data sequences with few transitions.

OUTPUT EYE MONITOR OEM CONNECTIONS

The OEM is a high-speed, buffered output for monitoring the equalized eye pattern prior to the output comparator. Its output is designed to drive an AC-coupled 50Ω coaxial cable with a series 50Ω backmatch resistor. The cable should be terminated with 50Ω at the oscilloscope. Figure 20 shows a schematic with a typical connection.

```
Copyright © 1998–2013, Texas Instruments Incorporated
```

(1)



MINIMUM DATA TRANSITIONS

The CLC012 specifies a minimum transition rate. For the CLC012 this sets the minimum data rate for transmitting data through any cable medium. The CLC012 minimum average transition density is found in the Electrical Characteristics section of the datasheet.

POWER SUPPLY OPERATION AND THERMAL CONSIDERATIONS

The CLC012 operates from either +5V or -5.2V single supplies. Refer to Figure 20 when operating the part from +5V. When operating with a -5.2V supply, the V_{EE} pins should be bypassed to ground. The evaluation board and associated literature provide for operation from either supply.

Maximum power dissipation occurs at minimum cable length. Under that condition, I_{CC} = 58 mA.

Total power dissipated:	
$P_{T} = (58 \text{ mA})(5\text{V}) = 290 \text{ mW}$	(2)
Power in the load:	
$P_{L} = (0.7V)(11 \text{ mA}) + (37.5)(11 \text{ mA})^{2} = 12 \text{ mW}$	(3)
Maximum power dissipated on the die:	
$P_{DMAX} = P_T - P_L = 278 \text{ mW}$	(4)
Junction Temperature =	
$(\theta_{JA})(278 \text{ mW}) + T_A = T_A + 26^{\circ}\text{C}$	(5)

Layout and Measurement

The printed circuit board layout for the CLC012 requires proper high-speed layout to achieve the performance specifications found in the datasheet. The following list contains a few rules to follow:

- 1. Use a ground plane.
- 2. Decouple power pins with 0.1 μ F capacitors placed \leq 0.1" (3mm) from the power pins.
- 3. Design transmission strip lines from the CLC012's input and output pins to the board connectors.
- 4. Route outputs away from inputs.
- 5. Keep ground plane \geq 0.025" (0.06mm) away from the input and output pads.

Figure 27 shows a block level measurement diagram, while Figure 34 on depicts a detailed schematic. A pseudo-random pattern generator with low output jitter was used to provide a NRZI pattern to create the eye diagrams shown in the Typical Performance Characteristics section.

Since most pattern generators have a 50 Ω output impedance, a translation can be accomplished using a CLC005 Cable Driver as an impedance transformer. A wide bandwidth oscilloscope is needed to observe the high data rate eye pattern. When monitoring a single output that is terminated at both the equalizer output and the oscilloscope, the effective output load is 37.4 Ω . Consequently, the signal swing is half that observed for a single-ended 75 Ω termination.



Figure 27. Typical Measurement Block



Troubleshooting with scope probes can affect the equalization. For high data rates, use a *low capacitance probe* with less than 2 pF probe capacitance. Evaluation boards and literature are available for quick prototyping and evaluation of the CLC012 Adaptive Cable Equalizer. The CLC012 contains CMOS devices and operators should *use grounding straps when handling* the parts.

Figure 28 shows the CLC012's internal power supply routing. Bypass V_{CC} (pin 4) by:

- Monolithic capacitor of about 0.1 µF placed less than 0.1" (3mm) from the pin
- Tantalum capacitor of about 6.8 μF for large current signal swings placed as close as convenient to the CLC012



Figure 28. Power Package Routing Fixture

To minimize ringing at the CLC012's inputs, place a 100Ω resistor in series with the input. This resistor reduces inductance effects.

Several layout techniques can improve high speed performance:

- Keep input, output and AEC traces well separated
- Use balanced input termination's
- Avoid routing traces close to the CLC012's input trace
- Maintain common return points for components
- Use guard traces

The input lines of the CLC012 use a 100Ω series resistors at the input pins. This decreases the inductive effects internal to the part to reduce ringing on fast rise and fall times. Refer to the Evaluation Board layout for further suggestions on layout for the CLC012 Adaptive Equalizer.



SNLS032E - AUGUST 1998-REVISED APRIL 2013

EQUALIZATION CURVE

The CLC012 Adaptive Cable Equalizer has a maximum equalization response as shown in Figure 29. This response may be obtained by forcing >0.5V differentially at the AEC pins.



Figure 29. Maximum Equalization Response

CABLE EMULATION BOXES

Some cable emulation boxes will not mimic cables correctly. When evaluating the CLC012, it is strongly recommended that actual cable be used to determine the various performance parameters.

Typical Applications

COAXIAL CABLE RECEIVER

The CLC012 equalizer application shown in Typical Application will equalize a variety of coaxial cables up to lengths that attenuate the signal by 40 dB at 200 MHz. The application shows the proper connection for a single cable driven with a CLC005 driver. Loss of Signal (LOS) is connected to MUTE to latch outputs DO and DO in the absence of an input signal to the equalizer.

Refer to the CLC012's Evaluation Board layout for additional suggestions.

TI can supply most of the major components required to design a transmission line repeater. Figure 30 shows a typical repeater design using the CLC005, CLC012, and the CLC016. The design functions supported by each chip are:

CLC005: Cable connection chip

Boosts drive for transmission to next repeater or final destinations

CLC012: Receive serialized digital data from incoming transmission lines Equalizes the incoming data

CLC016: Retimes the equalized data (improving jitter)

The CLC016 is a multi-rate data retiming PLL. The circuit (Figure 30) will work at up to 4 different data rates with no additional components or manual tuning.





Figure 30. Typical Repeater Design

DIGITAL VIDEO (SDV) ROUTERS

The CLC012 provides performance that complies with the ITU-T G.703 standard for serial digital data transmission over coaxial cable. One common application is in routers, which provide a switching matrix for connecting source equipment to destination equipment.

Figure 31 shows a typical configuration for a router, including equalizers, a crosspoint switch, data retimers, and cable drivers. The CLC012 is used in its standard configuration in this application, and automatically equalizes cable lengths from zero meters to greater than 300 meters at 360 MHz (see plots in Typical Performance Characteristics section). The equalized outputs are connected to the differential inputs of the crosspoint switch. The CLC016 Data Retimer receives the data from the crosspoint and performs the clock and data recovery functions, further reducing jitter. Finally, the retimed data is driven into the coaxial cable by a CLC005 ITU-T G.703 Cable Driver (with two amplitude-adjustable outputs).



Figure 31. Data Routing Block Diagram



SNLS032E - AUGUST 1998-REVISED APRIL 2013

TWISTED PAIR DRIVER

A low-cost medium for transmitting data is twisted pair. Category 5 UTP has an attenuation characteristic similar to Belden 8281 coaxial cable but scaled in length: 120 meters of Category 5 UTP is roughly equivalent to 300 meters of Belden 8281 cable. When properly implemented, the CLC012 will equalize data rates up to 625 Mbps over Category 5 UTP. The maximum data rate depends upon the cable length. A plot of Maximum Data Rate vs Cable Length is found in the Typical Performance Characteristics section for Belden 8281, and can be scaled as stated above to estimate maximum cable lengths and data rates for UTP.

Category 5 UTP has a characteristic impedance of approximately 100 Ω . The CLC005 in Figure 32 is used to drive the twisted pair AC-coupled with a series 0.1 μ F capacitor and a 50 Ω resistor in each differential output. The CLC012 Adaptive Equalizer requires 800 mV_{pp} from the transmit side of the cable. A voltage divider is necessary to scale the voltage to the required level at the input of the CLC012. This resistor network also provides the correct impedance match for twisted pair.

For Category 5 UTP, the approximate AEC voltage per length is 3.75 mV/m (see BLOCK DESCRIPTION). The CLC005 provides a trim adjust for fine tuning the output signal with the resistor R. Refer to the CLC005 datasheet for tuning directions.



Figure 32. Twisted Pair Equalization



Figure 33. Before and After Equalization at 622 Mbps Through 50 Meters of Category 5 UTP







Figure 34. Typical Measurement Setup

Evaluation Board

Evaluation boards are available for a nominal charge that demonstrate the basic operation of the SDI/SDV/SDH devices. The evaluation boards can be ordered through TI's Distributors. Supplies are limited, please check for current availability.

The SD012EVK evaluation kit for the CLC012, Adaptive Cable Equalizer for ITU-T G.703 Data Recovery, provides an operating environment in which the cable equalizer can be evaluated by system / hardware designers. The evaluation board has all the needed circuitry and connectors for easy connection and checkout of the device circuit options as discussed in the CLC012 datasheet. A schematic, parts list and pictorial drawing are provided with the board.

From the WWW, the following information may be viewed / downloaded for most evaluation boards: www.ti.com

- Device Datasheet and / or EVK User Manual
- View a picture of the EVK
- View the EVK Schematic
- View the top assembly drawing and BOM
- View the bottom assembly drawing and BOM

PCB LAYOUT

The CLC012 requires proper high-speed layout techniques to obtain best results. A few recommended layout rules to follow for best results when using the CLC012 Adaptive Cable Equalizer are:

- 1. Use a ground plane.
- 2. Decouple power pins with 0.01 μ F capacitors placed \leq 0.1" (3mm) from the power pins.
- 3. Design transmission lines to the inputs and outputs.
- 4. Route outputs away from inputs.
- 5. Remove ground plane \geq 0.025" (0.06mm) from the input and output pads.

REVISION HISTORY

Cł	nanges from Revision D (April 2013) to Revision E	'age
•	Changed layout of National Data Sheet to TI format	. 19



www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	nectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated