

# LP3987

## Micropower micro SMD 150 mA Ultra Low-Dropout CMOS Voltage Regulators with Sleep MODE

### General Description

The LP3987 is a 150mA fixed output voltage regulator with very low dropout voltage designed specially to meet requirements of battery-powered applications. The additional sleep MODE feature will reduce current consumption during stand-by operation to prolong the usage of battery.

**Dropout Voltage:** 100mV maximum dropout with 150mA load.

**Shutdown:** Less than 1 $\mu$ A quiescent current.

**Sleep Mode:** Typically 14 $\mu$ A quiescent current during sleep MODE to reduce battery consumption.

**Enhanced Stability:** The LP3987 is stable with minimum 1 $\mu$ F  $\pm$ 20% low ESR ceramic output capacitor as low as 5m $\Omega$  and high quality tantalum capacitors.

The LP3987 is available in a thin 5 Bump micro SMD package. Performance is specified for  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

This device is available with output voltage options of 2.5V, 2.6V, 2.8V, 2.85V & 3.0V. For other voltage options, please contact National Semiconductor Corporation.

### Features

- Miniature 5-I/O micro SMD package
- Stable with ceramic and high quality tantalum output capacitors
- Logic controlled enable
- Thermal Shutdown and short-circuit current limit


### Key Specifications

- 2.7 to 6.0V input range
- Guaranteed 150 mA output current
- 1 $\mu$ A quiescent current on shutdown
- 100 mV maximum dropout with 150 mA load
- 50dB PSRR at 10KHz
- Sleep MODE features
- Over temperature & over current protection
- $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  junction temperature range for operation

### Applications


- CDMA cellular handsets
- Wideband CDMA cellular handsets
- GSM cellular handsets
- Portable information appliances
- $\mu$ P/DSP Power Supplies
- Digital Cameras
- SRAM Backup

### Typical Application Circuit




20022201

### Block Diagram



20022202

### Connection Diagram



20022271

**Top View**  
**5 I/O micro SMD Package**  
**See NS Package Number TLA05**

## Pin Descriptions

| Name             | micro SMD* | Function                                       |
|------------------|------------|--|
| V <sub>EN</sub>  | A1         | Enable Input Logic, Enable High                |
| GND              | B2         | Common Ground                                  |
| V <sub>OUT</sub> | C1         | Output voltage of the LDO                      |
| V <sub>IN</sub>  | C3         | Input voltage of the LDO                       |
| MODE             | A3         | Power Mode Control, Active = 1, Sleep Mode = 0 |

\* The pin numbering scheme for the micro SMD package was revised in April, 2002 to conform to JEDEC standard. Only the pin numbers were revised. No changes to the physical location of the inputs/outputs were made. For reference purposes, the obsolete numbering scheme had VEN as pin 1, GND as pin 2, VOUT as pin 3, VIN as pin 4, and MODE as pin 5.

## Ordering Information

| Output Voltage (V) | Grade | LP3987 Supplied as 250 Units, Tape and Reel | LP3987 Supplied as 3000 Units, Tape and Reel |
|--------------------|-------|---|--|
| 2.5                | STD   | LP3987ITL-2.5                               | LP3987ITLX-2.5                               |
| 2.6                | STD   | LP3987ITL-2.6                               | LP3987ITLX-2.6                               |
| 2.8                | STD   | LP3987ITL-2.8                               | LP3987ITLX-2.8                               |
| 2.85               | STD   | LP3987ITL-2.85                              | LP3987ITLX-2.85                              |
| 3.0                | STD   | LP3987ITL-3.0                               | LP3987ITLX-3.0                               |

### Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

|                     |                                       |
|---------------------|---------------------------------------|
| $V_{IN}$            | -0.3 to 6.5V                          |
| $V_{EN}, V_{MODE}$  | -0.3 to 6.5V                          |
| $V_{OUT}$           | -0.3V to ( $V_{IN} + 0.3V$ )<br>≤ 6.5 |
| Storage Temperature | -65°C to +150°C                       |

ESD (Note 4)

|                                      |         |
|--------------------------------------|---------|
| Human Body Model                     | 2KV     |
| Machine Model                        | 200V    |
| Maximum Power Dissipation (Note 3)   |         |
| $\theta_{JA}$ (micro SMD small bump) | 255°C/W |

### Operating Ratings (Notes 1, 2)

|                                    |                         |
|------------------------------------|-------------------------|
| $V_{IN}$                           | $V_{OUT} + 200mV$ to 6V |
| $V_{EN}, V_{MODE}$                 | 0 to 6.0V               |
| Junction Temperature               | -40°C to +125°C         |
| Maximum Power Dissipation (Note 3) | 392mW at 25°C           |

### Electrical Characteristics

Unless otherwise specified:  $V_{EN} = 1.8V$ ,  $MODE = 1.8V$ ,  $V_{IN} = V_{OUT(nom)} + 0.5V$ ,  $C_{IN} = 1 \mu F$ ,  $I_{OUT} = 1mA$ ,  $C_{OUT} = 1 \mu F$ .

Typical values and limits appearing in standard typeface are for  $T_J = 25^\circ C$ . Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to +125°C. (Notes 10, 11)

| Symbol                  | Parameter                                | Conditions   | Typ | Limit       |              | Units          |
|-------------------------|--|--|-----|-------------|--------------|----------------|
|                         |  |  |     | Min         | Max          |                |
| $\Delta V_{OUT}$        | Output Voltage Tolerance                 | $I_{OUT} = 1mA, 25^\circ C$  |     | -2          | 2            | % of $V_{OUT}$ |
|                         |  | $I_{OUT} = 1mA$  |     | <b>-3</b>   | <b>3</b>     | (nom)          |
|                         | Line Regulation Error                    | $V_{IN} = (V_{OUT(nom)} + 0.5V)$ to 6.0V,<br>$I_{OUT} = 1mA$   |     | <b>-0.1</b> | <b>0.1</b>   | %/V            |
|                         | Load Regulation Error                    | $I_{OUT} = 1mA$ to 150 mA  |     | 0.0004      | <b>0.002</b> | %/mA           |
|                         | Dropout Voltage (Note 6)                 | $I_{OUT} = 1mA$  | 0.4 |             |              | 2              |
| $I_{OUT} = 150mA$       |  | 60   |     |             | <b>100</b>   |                |
| $\Delta V_{OUT(SLEEP)}$ | Output Voltage difference at $MODE = 0V$ | $MODE = 0V$ , (Note 7)   |     | <b>-150</b> | <b>+100</b>  | mV             |
| Transient Response      | Line Transient Response (Note 5)         | $MODE = 1.8V, I_{LOAD} = 100mA, T_{RISE} = T_{FALL} = 10\mu S,$<br>$V_{IN} = 600mV_{P-P}$ AC Square wave, (Note 8) | 21  |             |              | mVpp           |
|                         | Load Transient Response (Note 5)         | $MODE = 1.8V, C_{OUT} = 4.7\mu F, T_{RISE} = T_{FALL} = 100nS,$<br>$V_{IN} = 3.1V, 3.6V, 4.2V$ , (Notes 9, 12)     | 100 |             |              | mVpk           |
| PSRR                    | Power Supply Rejection Ratio (Note 5)    | $V_{IN} = V_{OUT(nom)} + 1V, MODE = 1.8V, f = <10kHz,$<br>$I_{OUT} = 1mA$  | 50  |             |              | dB             |
|                         |  | $V_{IN} = V_{OUT(nom)} + 1V, MODE = 0V, f = <10kHz,$<br>$I_{OUT} = 1mA$  | 10  |             |              |                |
| $I_{Q(ON)}$             | Quiescent Current                        | $MODE = 1.8V, I_{OUT} = 0mA, V_{IN} = 4.2V$  | 85  |             | <b>120</b>   | $\mu A$        |
|                         |  | $MODE = 1.8V, I_{OUT} = 150mA, V_{IN} = 4.2V$  | 160 |             | <b>200</b>   |                |
| $I_{Q(OFF)}$            | Quiescent Current                        | $ENABLE = 0V, V_{IN} = 4.2V$   | 1   |             | <b>3</b>     | $\mu A$        |
| $I_{Q(SLEEP)}$          | Current in Standby Mode                  | $MODE = 0V, I_{OUT} = 50\mu A, V_{IN} = 4.2V$  | 14  |             | <b>21</b>    | $\mu A$        |
| $I_{SC}$                | Short Circuit Current Limit (Note 5)     | Output Grounded  | 600 |             |              | mA             |
| $I_{SC(SLEEP)}$         | Short Circuit Current in Sleep MODE      | Output Grounded  | 28  |             | <b>43</b>    | mA             |
| $I_{OUT(ON)}$           | Maximum Output Current at $MODE = 1.8V$  | $MODE = 1.8V$  |     | <b>150</b>  |              | mA             |
| $I_{OUT(SLEEP)}$        | Maximum Output Current at $MODE = 0V$    | $MODE = 0V$  |     | <b>3</b>    |              | mA             |

| Symbol         | Parameter                      | Conditions                                   | Typ | Limit |     | Units         |
|----------------|--------------------------------|--|-----|-------|-----|---------------|
|                |                                |  |     | Min   | Max |               |
| $e_n$          | Output Noise Voltage, (Note 5) | BW = 10 Hz to 100 kHz,<br>$C_{OUT} = 1\mu F$ | 70  |       |     | $\mu V_{rms}$ |
| $T_{SHUTDOWN}$ | Shutdown Temperature (Note 5)  | Sleep MODE = 1.8V                            | 155 |       |     | $^{\circ}C$   |

**Logic Control Characteristics**

|               |                                     |                                    |       |            |            |         |
|---------------|-------------------------------------|------------------------------------|-------|------------|------------|---------|
| $I_{EN}$      | Maximum Input Current at EN         | $V_{EN} = 0$ and $V_{IN} = 6.0V$   | 0.015 |            |            | $\mu A$ |
| $V_{IL}$      | Logic Low Input Threshold           | $V_{IN} = 3.05$ to $6V$            |       | <b>0.5</b> |            | V       |
| $V_{IH}$      | Logic High Input Threshold          | $V_{IN} = 3.05$ to $6V$            |       |            | <b>1.2</b> | V       |
| $V_{MODE\_L}$ | Logic Low Input Threshold           | $V_{IN} = 3.05$ to $6V$            |       | <b>0.5</b> |            | V       |
| $V_{MODE\_H}$ | Logic High Input Threshold          | $V_{IN} = 3.05$ to $6V$            |       |            | <b>1.2</b> | V       |
| $I_{MODE}$    | Maximum Input Current at $V_{MODE}$ | $V_{MODE} = 0$ and $V_{IN} = 6.0V$ | 0.015 |            |            | $\mu A$ |

**Timing Characteristics**

|             |   |                                      |     |  |            |         |
|-------------|---|--------------------------------------|-----|--|------------|---------|
| $T_{ON}$    | Turn on Time (On Mode), (Notes 5, 13)             | MODE = 1.8V, $C_{OUT} = 4.7\mu F$    | 170 |  | <b>250</b> | $\mu s$ |
| $T_{SLEEP}$ | Turn on Time (Sleep Mode), (Note 5), (Note 14)    | MODE = 0V, $C_{OUT} = 4.7\mu F$      | 0.5 |  | <b>5</b>   | ms      |
| $T_{MODE}$  | Sleep to On Mode Settle Time, (Note 5), (Note 15) | $C_{OUT} = 4.7\mu F$ , Enable = 1.8V | 200 |  | <b>300</b> | $\mu s$ |

**Note 1:** Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

**Note 2:** All voltages are with respect to the potential at the GND pin.

**Note 3:** The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula:

$$P_D = (T_J - T_A) / \theta_{JA}$$


Where  $T_J$  is the junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance. For instant, if  $V_{IN}$  in target application is 4.2V and worse case current consumption is 90mA. Therefore  $P_{MAX\_DISSIPATION} = (4.2 - 2.7) * 0.09 = 135mW$ . With  $P_{MAX\_DISSIPATION}$  is 135mW,  $T_{Jmax}$  is 125 $^{\circ}C$  and worse case ambient temperature ( $T_A$ ) in target application is 85 $^{\circ}C$ ,  $\theta_{JA} = (125 - 85) / 0.135 = 296^{\circ}C/W$ .

**Note 4:** The human body model is 100pF discharged through 1.5k $\Omega$ .


**Note 5:** This electrical specification is guaranteed by design.

**Note 6:** Dropout voltage is defined as the input to output voltage differential at which the output voltage falls to 100mV below the nominal output voltage.  $V_{IN}$  less than minimum operating voltage may be used for test purposes.

**Note 7:** On/Sleep Mode voltage tolerance and current capability requirement.




**Note 8:** Line Transient response requirement:



20022206

**Note 9:** Load Transient response requirement:



20022207

**Note 10:** All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production with  $T_J = 25^\circ\text{C}$ . All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

**Note 11:** The nominal output voltage, which is labeled  $V_{OUT(nom)}$ , is the output voltage measured with the input 0.5V above  $V_{OUT(nom)}$  and a 1mA load.


**Note 12:** During transient recovery, output voltage should not be oscillating.

**Note 13:**  $T_{ON}$  is measured from rising edge of Enable with  $MODE = 1.8V$  to when  $V_{OUT}$  reaches 95% of final value.


**Note 14:**  $T_{SLEEP}$  is measured from rising edge of Enable with  $MODE = 0V$  to when  $V_{OUT}$  reaches 95% of final value.

**Note 15:**  $T_{MODE}$  is measured from rising edge of  $MODE$  with  $ENABLE = 1.8V$  to time before full current capability.


**Typical Performance Characteristics** Unless otherwise specified,  $C_{IN} = C_{OUT} = 1 \mu F$  Ceramic,  $V_{IN} = V_{OUT(nom)} + 0.5V$ ,  $T_A = 25^\circ C$ , Enable pin is tied to  $V_{IN}$ , MODE = 1.8V.




20022228




20022226




20022227



20022229




20022208




20022209

**$T_{SLEEP}$  @ MODE = 0V,  $C_{OUT} = 1\mu F$ ,  
 $I_L = 1mA$**




20022213

**$T_{SLEEP}$  @ MODE = 0V,  $C_{OUT} = 1\mu F$ ,  
 $I_L = 1mA$**




20022214

**$T_{ON}$  @ MODE = 1.8V,  $C_{OUT} = 1\mu F$ ,  
 $I_L = 150mA$**




20022215

**$T_{ON}$  @ MODE = 1.8V,  $C_{OUT} = 1\mu F$ ,  
 $I_L = 150mA$**




20022216

**$T_{SLEEP}$  @ MODE = 0V,  $C_{OUT} = 4.7\mu F$ ,  
 $I_L = 1mA$**



20022217


**$T_{SLEEP}$  @ MODE = 0V,  $C_{OUT} = 4.7\mu F$ ,  
 $I_L = 1mA$**



20022218




**T<sub>ON</sub> @ MODE = 1.8V, C<sub>OUT</sub> = 4.7μF, I<sub>L</sub> = 150mA**



TIME (50 μs/DIV)

20022219


**T<sub>ON</sub> @ MODE = 1.8V, C<sub>OUT</sub> = 4.7μF, I<sub>L</sub> = 150mA**



TIME (50 μs/DIV)

20022220


**T<sub>MODE</sub> Measurement @ V<sub>IN</sub> = 3.05V**



TIME (200 μs/DIV)

20022225


**T<sub>MODE</sub> Measurement @ V<sub>IN</sub> = 3.6V**



TIME (200 μs/DIV)

20022224


**T<sub>MODE</sub> Measurement @ V<sub>IN</sub> = 4.2V**



TIME (200 μs/DIV)

20022223


**Output Short Circuit Current**



TIME (500 μs/DIV)


20022222

Output Short Circuit Current




20022221

Load Transient Response @  $V_{IN} = 3.1V$




20022273

Load Transient Response @  $V_{IN} = 3.35V$




20022230

Load Transient Response @  $V_{IN} = 3.6V$




20022231

Load Transient Response @  $V_{IN} = 4.2V$




20022232

Load Transient Response @  $V_{IN} = 3.1V, C_{OUT} = 1\mu F$




20022272

Load Transient Response @  $V_{IN} = 3.35V$ ,  $C_{OUT} = 1\mu F$




20022233

Load Transient Response @  $V_{IN} = 4.2V$ ,  $C_{OUT} = 1\mu F$




20022234

Load Transient Response @  $V_{IN} = 3.6V$ ,  $C_{OUT} = 1\mu F$




20022235

Output Voltage Change vs Temperature




20022236

Line Transient Response




20022265


Line Transient Response




20022266




20022267



20022268



20022269



20022270

## Application Hints

### EXTERNAL CAPACITORS

Like any low-dropout regulator, the LP3987 requires external capacitors for regulator stability. The LP3987 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

### INPUT CAPACITOR

An input capacitance of  $\approx 1\mu\text{F}$  is required between the LP3987 input pin and ground (the amount of the capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR on the input capacitor, but tolerance and temperature coefficient must be considered

when selecting the capacitor to ensure the capacitance will be  $\approx 1\mu\text{F}$  over the entire operating temperature range.

### OUTPUT CAPACITOR

The LP3987 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (dielectric types Z5U, Y5V or X7R) in 1 to 4.7  $\mu\text{F}$  range with 5m $\Omega$  to 500m $\Omega$  ESR range is suitable in the LP3987 application circuit.

It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see next section Capacitor Characteristics).

The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR (Equivalent Series Resistance) value which is within a stable range (5 m $\Omega$  to 500 m $\Omega$ ).

### NO-LOAD STABILITY

The LP3987 will remain stable and in regulation with no external load. This is specially important in CMOS RAM keep-alive applications.

### CAPACITOR CHARACTERISTICS

The LP3987 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1 $\mu\text{F}$  to 4.7 $\mu\text{F}$  range, ce-

ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1 $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability by the LP3987. The ceramic capacitor's capacitance can vary with temperature. Most large value ceramic capacitors ( $\approx$  2.2 $\mu$ F) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R, which holds the capacitance within  $\pm$ 15%. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1 $\mu$ F to 4.7 $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### ON/OFF INPUT OPERATION

The LP3987 is turned off by pulling the  $V_{EN}$  pin low, and turned on by pulling it high. If this feature is not used, the  $V_{EN}$  pin should be tied to  $V_{IN}$  to keep the regulator output on at all time. To assure proper operation, the signal source used to drive the  $V_{EN}$  input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under  $V_{IL}$  and  $V_{IH}$ .

#### MODE OPERATION

The LP3987 enters sleep mode by pulling MODE = 0V externally to reduce current during standby operation. During sleep

mode, LP3987 consumes only 14 $\mu$ A of quiescent current and supplies up to 3mA of current. The device returns to active mode by pulling MODE = 1.8V. If this function is not used, the MODE pin should be tied to  $V_{IN}$ .

#### THERMAL PROTECTION

The LP3987 has internal thermal protection circuitry to disable the internal pass transistor if the junction temperature exceeds 125°C to allow the device to cool down. The pass transistor will turn on when temperature falls below the maximum operating junction temperature of 125°C. This feature is designed to protect the device in the event of fault conditions. For normal operation, it is suggested to limit the device junction temperature to less than 125°C.

#### MICRO SMD MOUNTING


The micro SMD package requires specific mounting techniques which are detailed in National Semiconductor Application Note (AN-1112). Referring to the section *Surface Mount Technology (SMT) Assembly Considerations*, it should be noted that the pad style which must be used with the 5 pin package is NSMD (non-solder mask defined) type.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the micro SMD device.

#### MICRO SMD LIGHT SENSITIVITY




Exposing the micro SMD device to direct sunlight will cause misoperation of the device. Light sources such as Halogen lamps can effect electrical performance if brought near to the device. The wavelengths which have most detrimental effect are reds and infra-reds, which means that the fluorescent lighting used inside most buildings has very little effect on performance. A micro SMD test board was brought to within 1cm of a fluorescent desk lamp and the effect on the regulated output voltage was negligible, showing a deviation of less than 0.1% from nominal.

**Physical Dimensions** inches (millimeters) unless otherwise noted



**DIMENSIONS ARE IN MILLIMETERS**  
 DIMENSIONS IN ( ) FOR REFERENCE ONLY

**LAND PATTERN RECOMMENDATION**



TLA05XXX (Rev C)

**micro SMD, 5 Bump, Package (TLA05)**  
**NS Package Number TLA05ADA**  
 The dimensions for X1, X2 and X3 are given as:  
 X1 = 1.006 +/- 0.03mm  
 X2 = 1.438 +/- 0.03mm  
 X3 = 0.600 +/- 0.075mm

# Notes

## Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor Americas Customer Support Center**  
 Email: [new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
 Tel: 1-800-272-9959

**National Semiconductor Europe Customer Support Center**  
 Fax: +49 (0) 180-530-85-86  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
 Deutsch Tel: +49 (0) 69 9508 6208  
 English Tel: +49 (0) 870 24 0 2171  
 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia Pacific Customer Support Center**  
 Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan Customer Support Center**  
 Fax: 81-3-5639-7507  
 Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
 Tel: 81-3-5639-7560