# LM10520 Single-Phase Buck Controller for AVS Systems 

Check for Samples: LM10520

## FEATURES

- Typical Power Savings with AVS: 20 to 50\%
- PWI 2.0 Interface
- 7-Bit AVS Control for One Output (Typical Range of 0.6 V to 1.2 V )
- Precision Enable
- Integrated, Non-Overlapping NFET Drivers
- Switching Frequency Over 50 kHz to 1 MHz
- Switching Frequency Synchronize Range from 250 kHz to 1 MHz
- Startup into Pre-Biased Output
- Power Stage Input from 1 V to 14 V
- Control stage Input from 3 V to 6 V
- Power Good Flag and Shutdown
- Output Over-Voltage and Under-Voltage Detection
- Low-Side Adjustable Current Sensing
- Adjustable Soft Start
- Tracking and Sequencing with Shutdown and Soft-Start Pins
- TSSOP-28 Package


## APPLICATIONS

- AVS-Enabled FPGAs
- AVS-Enabled ASICs


## DESCRIPTION

The LM10520 is a single-phase Energy Management Unit (EMU) that actively reduces system-level power consumption by utilizing a continuous, real-time, closed-loop Adaptive Voltage Scaling (AVS) scheme. The AVS technology enables optimum energy management delivery to the load in order to maximize system-level energy savings.
The LM10520 operates cooperatively with PowerWise ${ }^{\text {TM }}$ AVS-compatible ASICs, SoCs, and processors to optimize supply voltages adaptively over process and temperature variations. The device is controlled via the high-speed serial PWI 2.0 openstandard interface. It also supports Dynamic Voltage Scaling (DVS) using frequency-voltage pairs from pre-characterized lookup tables.
The LM10520 features a fixed-frequency voltagemode PWM control architecture which is adjustable from 50 kHz to 1 MHz with one external resistor. In addition, the LM10520 allows the switching frequency to be synchronized to an external clock signal over the range of 250 kHz to 1 MHz . This wide range of switching frequency gives the power supply designer the flexibility to make better tradeoffs between component size, cost and efficiency.

Features include the ability to startup with a prebiased load on the output, soft-start, input undervoltage lockout (UVLO) and Power good (based on both under-voltage and over-voltage detection). In addition, the soft-start pin can be used for implementing precise tracking, for the purpose of sequencing with respect to an external rail.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## Typical Application Circuit



## Connection Diagram



Figure 1. 28-Lead Plastic TSSOP Package Number PW0028A

PIN DESCRIPTIONS

| Number | Pad Name | Type | Pad Description |
| :---: | :---: | :---: | :---: |
|  | DAP | GND | Connect Die Attach Pad to ground |
| 1 | BOOT | Analog | Boot cap voltage. Connect boot capacitor to this pin. |
| 2 | LG | Output | Low Side MOSFET gate drive. |
| 3 | PGND | GND | Power ground. |
| 4 | VCC | Power | 5V bias input |
| 5 | PWGD | GND | Power good signal |
| 6 | ISEN | Analog | Current limit sense |
| 7 | VIN | Power | High voltage bias input |
| 8 | NC |  | No Connect |
| 9 | VCC5 | Power | 5 V bias output |
| 10 | FLT_N | I/O | External fault input, active low. Causes output to be disabled and resets R0 (output voltage register) |
| 11 | VDD | Power | Digital circuitry bias |
| 12 | ADDR | Analog | Connect a resistor from this to ground to set the PWI address |
| 13 | ENBIAS | Input | Enable for digital circuitry |
| 14 | CONTROL | Input | Enable for output voltage |
| 15 | IOUT1 | Analog | Connect this pin the FB pin |
| 16 | RESET_N | Input | Digital circuitry reset, active low |
| 17 | CNTL_EN | Output | Digital circuitry output which control Vout enable/disable |
| 18 | VPWI | Power | PWI I/O bias input |
| 19 | SPWI | I/O | PWI signal |
| 20 | SCLK | Output | PWI clock |
| 21 | ON/OFF | Input | Enable for internal 5V LDO |
| 22 | EAO | Analog | Error amp output |
| 23 | SS/TRACK | Analog | Connecting a capacitor to ground will set the softstart time. Optionally, if this pin is driven externally the output will track the voltage at this pin |
| 24 | FB |  | Feedback connection |
| 25 | FREQ/SYNC | Analog | Connecting a resistor from this pin to ground will set the switching frequency. Alternatively, a clock source can drive this pin, and the LM10520 will synchronize to the clock frequency. |
| 26 | SD | Input | Shutdown for the analog circuitry |
| 27 | PGND | GND | Power ground |
| 28 | HG | Analog | High side MOSFET drive |

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$ <br> 1)(2)

| ON/OFF, VIN | -0.3 V to 16 V |
| :--- | :---: |
| VCC | -0.3 V to 6 V |
| LG, PGND, SGND, PWGD, HG, SD, FB, SS/TRACK, EAO, FREQ/SYNC | -0.3 V to VCC + 0.3V |
| BOOT | -0.3 V to 18 V |
| ISEN | -0.3 V to 14 V |
| VPWI | -0.2 V to VDD |
| SPWI, SCLK | -0.2 to VPWI |
| All other pins | -0.2 V to 6 V |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-45^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| ESD Tolerance ${ }^{(3)}$ | 1.5 kV |
| Soldering Information <br> See product folder at www.ti.com and literature number SNOA549 |  |

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device operates correctly. Operating Ratings do not imply ensured performance limits.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(3) ESD using the human body model which is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin.

OPERATING RATINGS

| VIN |  |
| :--- | ---: |
| VCC, VDD |  |
| VPWI ${ }^{(1)}$ | 3.5 V to 16 V |
| BOOT Voltage | 3 V to 5.5 V |
| Junction Temperature | 1.6 V to 3.6 V |
| 1 l |  |

(1) Note: VPWI cannot be higher than VDD

## THERMAL PROPERTIES

Junction-to-Ambient Thermal Resistance
$26^{\circ} \mathrm{C} / \mathrm{W}$

## ELECTRICAL CHARACTERISTICS

$V_{C C}=3.3 \mathrm{~V}$ unless otherwise indicated. Typicals and limits appearing in plain type apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. Limits appearing in boldface type apply over full Operating Temperature Range. Datasheet min/max specification limits are specified by design, test, or statistical analysis.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {FB }}$ | FB Pin Voltage | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 6 V | 0.591 | 0.6 | 0.609 | V |
| $\mathrm{V}_{\mathrm{ON}}$ | UVLO Thresholds | $V_{C C}$ Rising <br> $\mathrm{V}_{\mathrm{CC}}$ Falling |  | $\begin{aligned} & 2.79 \\ & 2.42 \end{aligned}$ |  | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Operating $\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{DD}}$ Current | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=3.3 \mathrm{~V} \\ & \mathrm{f}_{S W}=600 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CC}} \text { connected to } \\ & \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |  | 2.15 | 2.71 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=5 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{SW}}=600 \mathrm{kHz} \end{aligned}$ |  | 2.315 | 3.01 |  |
|  | Shutdown $\mathrm{V}_{\mathrm{CC}} / \mathrm{V}_{\mathrm{DD}}$ Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SD}}=\mathrm{EN} \_\mathrm{BIAS}=0 \mathrm{~V} \end{aligned}$ |  | 2.5 | 13 | $\mu \mathrm{A}$ |
|  | Shutdown VIN Current | ON/OFF = 0 V |  | 0.05 | 2 |  |
| tpwGD1 | PWGD Pin Response Time | $\mathrm{V}_{\text {FB }}$ Rising |  | 10 |  | $\mu \mathrm{s}$ |
| $t_{\text {PWGD2 }}$ | PWGD Pin Response Time | $V_{F B}$ Falling |  | 10 |  | $\mu \mathrm{s}$ |
| ISS-ON | SS Pin Source Current | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ | 7 | 10 | 14 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS (continued)

$V_{C C}=3.3 \mathrm{~V}$ unless otherwise indicated. Typicals and limits appearing in plain type apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. Limits appearing in boldface type apply over full Operating Temperature Range. Datasheet min/max specification limits are specified by design, test, or statistical analysis.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iss-oc | SS Pin Sink Current During Over Current | $\mathrm{V}_{\mathrm{SS}}=2.0 \mathrm{~V}$ |  | 90 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SEN-TH }}$ | $\mathrm{I}_{\text {SEN }}$ Pin Source Current Trip Point |  | 25 | 40 | 55 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {FB }}$ | FB Pin Current | Sourcing |  | 20 |  | nA |
| $\mathrm{I}_{\text {ADDR }}$ | Address pin source current |  |  | 7.8 |  | $\mu \mathrm{A}$ |
| IAVS |  |  |  |  |  |  |
| LSB | DAC Step size | $\mathrm{I}_{\text {DAC-MAX }} / 2^{\mathrm{n}}(1 \leq n \leq 7)$ |  | 470 |  | nA |
|  | Resolution |  | 7 |  |  | Bits |
| FS | Full Scale |  |  | 56.69 |  | $\mu \mathrm{A}$ |
| INL | Integral Non-Linearity |  | -2 |  | 2 | LSB |
| DNL | Differential Non-Linearity |  | -0.5 |  | 0.5 |  |
| ZE | Zero Code Error/Offset Error |  |  | 57 |  | nA |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| GBW | Error Amplifier Unity Gain Bandwidth |  |  | 9 |  | MHz |
| G | Error Amplifier DC Gain |  |  | 118 |  | dB |
| SR | Error Amplifier Slew Rate |  |  | 2 |  | V/ $/ \mathrm{s}$ |
| $\mathrm{I}_{\text {EAO }}$ | EAO Pin Current Sourcing and Sinking Capability |  |  | $\begin{aligned} & 14 \\ & 16 \end{aligned}$ |  | mA |
| $\mathrm{V}_{\text {EAO }}$ | Error Amplifier Output Voltage | Minimum |  | 1 |  | V |
|  |  | Maximum |  | 2.2 |  | V |
| GATE DRIVE |  |  |  |  |  |  |
| $\mathrm{l}_{\text {Q-BOOT }}$ | BOOT Pin Quiescent Current | $\mathrm{V}_{\text {BOOT }}=12 \mathrm{~V}, \mathrm{~V}_{\text {SD }}=0$ |  | 18 | 90 | $\mu \mathrm{A}$ |
| RHG_UP | High-Side MOSFET Driver Pull-Up ON resistance | $\mathrm{V}_{\text {BOOT }}=5 \mathrm{~V} @ 350 \mathrm{~mA}$ Sourcing |  | 2.7 |  | $\Omega$ |
| RHG_DN | High-Side MOSFET Driver Pull-Down ON resistance | 350 mA Sinking |  | 0.8 |  | $\Omega$ |
| RLG_UP | Low-Side MOSFET Driver Pull-Up ON resistance | $\mathrm{V}_{\text {BоOT }}=5 \mathrm{~V} @ 350 \mathrm{~mA}$ Sourcing |  | 2.7 |  | $\Omega$ |
| RLG_DN | Low-Side MOSFET Driver Pull-Down ON resistance | 350 mA Sinking |  | 0.8 |  | $\Omega$ |
| OSCILLATOR |  |  |  |  |  |  |
| $\mathrm{f}_{s} \mathrm{w}$ | PWM Frequency | $\mathrm{R}_{\text {FADJ }}=750 \mathrm{k} \Omega$ |  | 50 |  | kHz |
|  |  | $\mathrm{R}_{\text {FADJ }}=100 \mathrm{k} \Omega$ |  | 300 |  |  |
|  |  | $\mathrm{R}_{\text {FADJ }}=42.2 \mathrm{k} \Omega$ | 475 | 600 | 725 |  |
|  |  | $\mathrm{R}_{\text {FADJ }}=18.7 \mathrm{k} \Omega$ |  | 1000 |  |  |
|  | LM10520 External Synchronizing Signal Frequency | Voltage Swing $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | 250 |  | 1000 |  |
| SYNC ${ }_{\text {L }}$ | LM10520 Synchronization Signal Low Threshold | $\mathrm{f}_{\mathrm{sw}}=250 \mathrm{kHz}$ to 1 MHz |  |  | 1 | V |
| $\mathrm{SYNC}_{H}$ | LM10520 Synchronization Signal High Threshold | $\mathrm{f}_{\text {Sw }}=250 \mathrm{kHz}$ to 1 MHz | 2 |  |  | V |
| $\mathrm{D}_{\text {MAX }}$ | Max High-Side Duty Cycle | $\begin{aligned} & \begin{array}{l} \mathrm{f} \text { Sw } \end{array}=300 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{sw}}=600 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{sw}}=1 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & \hline 86 \\ & 78 \\ & 67 \\ & \hline \end{aligned}$ |  | \% |

## ELECTRICAL CHARACTERISTICS (continued)

$V_{C C}=3.3 \mathrm{~V}$ unless otherwise indicated. Typicals and limits appearing in plain type apply for $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. Limits appearing in boldface type apply over full Operating Temperature Range. Datasheet min/max specification limits are specified by design, test, or statistical analysis.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC AND CONTROL INPUTS |  |  |  |  |  |  |
| EN_BIAS ${ }_{\text {TH }}$ | Precision enable threshold | Rising |  | 1.32 | 1.4 | V |
|  |  | Falling | 1.09 | 1.19 |  |  |
| IIL | Input Current Low | FLT_N, RESET_N | -10 |  |  | $\mu \mathrm{A}$ |
|  |  | ENBIAS, CONTROL | -1 |  |  |  |
|  |  | SPWI, SCLK | -1 |  |  |  |
| ${ }^{1} \mathrm{H}$ | Input Current High | FLT_N, RESET_N |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | ENBIAS, CONTROL |  |  | 10 |  |
|  |  | SPWI, SCLK |  |  | 5 |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | CONTROL, FLT_N, RESET_N |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | CONTROL, FLT_N, RESET_N | 1.1 |  |  |  |
| $\mathrm{V}_{\text {IL }}$ PWI | Input Low Voltage, PWI | SPWI, SCLK, $1.5<$ VPWI < 3.3 |  |  | 30 | \% of VPWI |
| $\mathrm{V}_{\text {IH PWI }}$ | Input High Voltage, PWI | SPWI, SCLK, $1.5<$ VPWI < 3.3 | 70 |  |  |  |
| $\mathrm{f}_{\text {SCLK }}$ | PWI2 SCLK | **DC useful for testing/debug | 0 |  | 15M | Hz |
| $\mathrm{V}_{\text {STBY-IH }}$ | Standby High Trip Point | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}}=0.575 \mathrm{~V}, \mathrm{~V}_{\mathrm{BOOT}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SD}} \text { Rising } \end{aligned}$ |  |  | 1.1 | V |
| $\mathrm{V}_{\text {STBY-IL }}$ | Standby Low Trip Point | $\begin{aligned} & \mathrm{V}_{\mathrm{FB}}=0.575 \mathrm{~V}, \mathrm{~V}_{\mathrm{BOOT}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SD}} \text { Falling } \end{aligned}$ | 0.232 |  |  | V |
| $\mathrm{V}_{\text {SD-H }}$ | $\overline{\text { SD Pin Logic High Trip Point }}$ | $V_{\text {SD }}$ Rising |  |  | 1.3 | V |
| $\mathrm{V}_{\text {SD-IL }}$ | $\overline{\text { SD Pin Logic Low Trip Point }}$ | $V_{S D}$ Falling | 0.8 |  |  | V |
| LOGIC AND CONTROL OUTPUTS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Level | CNTL_EN, $\mathrm{I}_{\text {SINK }} \leq 1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Level | CNTL_EN, $\mathrm{I}_{\text {SINK }} \leq 1 \mathrm{~mA}$ | $\begin{gathered} \hline \text { VDD - } \\ 0.4 \end{gathered}$ |  |  |  |
| $\mathrm{V}_{\text {OH PWI }}$ | Output High Level, PWI | SPWI, $\mathrm{I}_{\text {SOURCE }} \leq 1 \mathrm{~mA}$ | VPWI 0.4 |  |  |  |
| $\mathrm{V}_{\text {PWGD-TH-LO }}$ | PWGD Pin Trip Points | $V_{\text {FB }}$ Falling | 0.408 | 0.434 | 0.457 | V |
| $\mathrm{V}_{\text {PWGD-TH-HI }}$ | PWGD Pin Trip Points | $V_{\text {FB }}$ Rising | 0.677 | 0.710 | 0.742 | V |
| VPWGD-HYS | PWGD Hysteresis | $V_{F B}$ Falling <br> $V_{F B}$ Rising |  | $\begin{aligned} & 60 \\ & 90 \end{aligned}$ |  | mV |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 2.


Figure 4.
Start-Up (Full-Load)
$\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$


Figure 6.


Figure 3.

Switch Waveforms
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$
$l_{\text {OUT }}=3 \mathrm{~A}, \mathrm{C}_{\text {SS }}=12 \mathrm{nF}, \mathrm{f}_{\text {SW }}=1 \mathrm{MHz}$


100 ns/DIV
Figure 5.


Figure 7.


Figure 9.


Figure 11.


Figure 13.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)



Figure 14.

## BLOCK DIAGRAM



## LM10520 PWI REGISTER MAP

The PWI 2.0 standard defines 32 8-bit base registers, and up to 2568 -bit extended registers, on each PWI slave. The table below summarizes these registers and shows default register bit values after reset, as programmed by the factory. The following sub-sections provide additional details on the use of each individual register.

Table 1. SUMMARY

| Base Registers |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Address | Register Name | Register Usage | Type | Reset Default Value |  |  |  |  |  |  |  |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0x00 | R0 | IAVS | R/W | $0^{*(1)}$ | Configured by R9 |  |  |  |  |  |  |
| 0x03 | R3 |  | R/O | 0 | 0 | 0 | 0 | 1 | 1 | 1 | FLT_N |
| 0x04 | R4 | Device Capability | R/O | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0x09 | R9 | IAVS Default | R/W | I AVS Default Code |  |  |  |  |  |  |  |
| 0x0A | R10 | Ramp Control | R/W | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 0x0F | R15 | Revision ID | N/A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x1F | R31 | Reserved Do not write to | R/W | - | - | - | - | - | - | - | - |

(1) Note: A bit with an asterisk (*) denotes a register bit that is always read as a fixed value. Writes to these bits will be ignored. A bit with a hyphen (-) denotes a bit in an unimplemented register location. A write into unimplemented register(s) will be ignored. A read of an unimplemented register(s) will produce a "No response frame". Please refer to PWI specification version 2.0 for further information.

Table 2. RO-IAVS
AVS Feedback Current Injection

| Address | $0 \times 00$ |
| :--- | :--- |
| Type | R/W |
| Reset Default | $8 h^{\prime} 7 \mathrm{~F}$ |


| Bit | Field Name | Description or Comment |  |
| :---: | :--- | :--- | :--- |
| 7 | Sign | This bit is fixed to ' 0 '. Reading this bit will result in a '0'. Any data written into this bit position <br> using the Register Write command is ignored. |  |
| $6: 0$ | IAVS Sourcing Current | Programmed voltage value. Default value is in bold. |  |
|  |  | Current Data Code [6:0] | Current ( $\mu \mathrm{A})$ |
|  |  | $7 h^{\prime} 00$ | 60 |
|  |  | $7 h ' x x$ | Linear Scaling |
|  |  | 7h'7F | $\mathbf{0}$ (default) |

Table 3. R3-Status LM10520 Status

| Address | $0 \times 03$ |
| :--- | :--- |
| Type | R/O |
| Reset Default | - |


| Bit | Field Name |  |
| :---: | :--- | :--- |
| $7: 4$ | Not Used | Always read back 0 |
| $3: 1$ | Not Used | Always read back 1 |
| 0 | FLT_N | 1: FLT_N is high (no fault) <br> $0:$ FLT_N is low (fault) $^{\|c\|}$ |

Table 4. R4 - Device Capability Register

| Address | $0 \times 04$ |
| :--- | :--- |
| Type | R/O |
| Reset Default | $8 h^{\prime} 02$ |


| Bit | Field Name | Description or Comment |
| :---: | :--- | :--- |
| $7: 3$ |  | Always read back 0 |
| $2: 0$ |  | Always read back 010, specifying PWI 2.0 |

Table 5. R9-IAVS Default Register

| Address | $0 \times 09$ |
| :--- | :--- |
| Type | R/W |
| Reset Default | $8 h^{\prime} 7 \mathrm{~F}$ |


| Bit | Field Name | Description or Comment |  |
| :---: | :--- | :--- | :--- |
| 7 | Sign | Always read back 0. |  |
| $6: 0$ | IAVS Default | Current Data Code [6:0] | Current $(\mu \mathrm{A})$ |
|  |  | $7 h^{\prime}$ '00 | 60 |
|  |  | $7 h^{\prime} x x$ | Linear Scaling |
|  |  | 7h'7F | $\mathbf{0}$ (default) |

Table 6. R10-Ramp Control

| Address | $0 \times 0$ A |
| :--- | :--- |
| Type | R/W |
| Reset Default | 8 h'9C |


| Bit | Field Name | Description or Comment |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | Ramp Control Enable | 1: Enabled <br> 0 : Disabled |  |  |  |  |
| 6 | Not Used | Always read 0 |  |  |  |  |
| 5:3 | Ramp Time Step Control | Ramp Time Step Control |  |  | Ramp Time Step ( $\mu \mathrm{s}$ ) |  |
|  |  | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ 2 \\ 3 \\ 4 \\ 6 \\ 8 \\ 12 \\ 16 \end{array}$ |  |
| 2:0 | Ramp Code Step Control | Ramp Code Step |  |  | Rising Step (LSB) | Falling Step (LSB) |
|  |  | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$ | $\begin{array}{\|l} \hline 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 2 \\ 3 \\ 4 \\ 6 \\ 8 \\ 12 \\ 16 \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ \hline \end{array}$ |

Table 7. R15-Revision ID Register

| Address | $0 \times 7 \mathrm{~F}$ |
| :--- | :--- |
| Type | R/O |
| Reset Default | $8 h^{\prime} 00$ |


| Bit | Field Name |  |
| :---: | :---: | :--- |
| $7: 0$ |  | Description or Comment |

## APPLICATION INFORMATION

The device is a PowerWise Interface (PWI) compliant energy management unit (EMU). It operates cooperatively with processors using Texas Instruments' Advanced Power Controller (APC) to provide Adaptive or Dynamic Voltage Scaling (AVS, DVS) which drastically improves processor efficiencies compared to conventional power delivery methods. The device consists of PWI registers, logic, and a switching DC/DC buck controller to supply the AVS or DVS voltage domain.

## VOLTAGE SCALING

The device is designed to be used in a voltage scaling system to lower the power dissipation of SoC or ASICs. By scaling the supply voltage with the clock frequency and process variations, dramatic power savings can be achieved. Two types of voltage scaling are supported, dynamic voltage scaling (DVS) and adaptive voltage scaling (AVS). DVS systems switch between pre-characterized voltages which are paired to clock frequencies used for frequency scaling in the ASIC. AVS systems track the ASIC's performance and optimizes the supply voltage to the required performance. AVS is a closed loop system that provides process and temperature compensation such that for any given process, temperature, or clock frequency, the minimum supply voltage is delivered.

## DIGITALLY ASSISTED VOLTAGE SCALING

The device delivers fast, controlled voltage scaling transients with the help of a digital state machine. The state machine automatically optimizes the slew rate of the output to provide large signal transients with minimal overand undershoot. This is an important characteristic for voltage scaling systems that rely on minimal over- and undershoot to set voltages as low as possible and save energy.

## POWERWISE INTERFACE

The device is programmable via the low-power, 2-wire PowerWise Interface (PWI). This serial interface controls the various voltages and states of the regulator in the device. The output voltage is programmable with 7 -bit resolution and an adjustable range, set by the feedback resistors, from 0.6 V - Vin*Dmax (see ELECTRICAL CHARACTERISTICS for Dmax). This high resolution voltage control affords accurate temperature and process compensation in AVS. The device supports the full command set as described in PWI 1.0/2.0 specification:

- Core Voltage Adjust
- Reset
- Sleep
- Shutdown
- Wakeup
- Register Read
- Register Write
- Authenticate
- Synchronize

The output voltage of the switching regulator is programmed via the Core Voltage Adjust command.

## PWI ADDRESS

A resistor from the ADDR pin to ground sets the device's PWI address. The device senses the resistance as it is initializing from the shutdown state. The device will not update the address until it cycles through shutdown again. Use the table below to choose the appropriate resistor to place form ADDR pin to ground.

| PWI Address | Resistance $\mathbf{( \pm 1 \% \text { tolerance) }}$ |
| :---: | :---: |
| 0 | $\leq 40.2 \mathrm{k} \Omega$ |
| 1 | $60.4 \mathrm{k} \Omega$ |
| 2 | $80.6 \mathrm{k} \Omega$ |
| 3 | $100 \mathrm{k} \Omega$ |
| 4 | $120 \mathrm{k} \Omega$ |
| 5 | $140 \mathrm{k} \Omega$ |


| PWI Address | Resistance ( $\pm 1 \%$ tolerance) |
| :---: | :---: |
| 6 | $160 \mathrm{k} \Omega$ |
| 7 | $180 \mathrm{k} \Omega$ |

## INPUTS: ON/OFF, ENBIAS, CONTROL, FLT_N, RESET_N, SCLK, SPWI

- ON/OFF:
- The ON/OFF logic input enables the internal LDO (VCC5 output pin).
- ENBIAS:
- The ENBIAS logic input enables the internal logic of the LM10520. The LM10520 goes through an initialization procedure upon the rising edge of ENBIAS. Initialization is complete within $100 \mu \mathrm{sec}$, after which the device is ready to be used. If at any point ENBIAS goes low, the device enters a low Iq shutdown state.
- The ENBIAS input is buffered internally by a Schmitt trigger with precision thresholds to allow accurate output voltage sequencing off of the input rail.
- CONTROL:
- The CONTROL logic input allows control of the CNTL_EN output without incurring delays associated with initialization. This signal is effectively ANDed with the internal 'ready' signal, which is high once initialization is complete.
- The CONTROL pin level toggles the device between Active and Sleep states, and will reset the R0 register.
- FLT_N:
- The FLT_N logic input resets and holds the R0 register when its input signal is low. It has no effect on CNTL_EN . This provides a convenient way to support automatic fault recovery modes in the slave power regulator. When connected to a standard PWGD pin of a DC/DC regulator, FLT_N will reset and hold R0 as long as PWGD is low, allowing the slave regulator to recover from the fault by returning to the default voltage. Once FLT_N returns high, R0 can be written to.
- RESET_N:
- The RESET_N provides a separate, level controlled logic reset.
- SCLK and SPWI:
- SCLK and SPWI provide serial PWI communication.
- CNTL_EN:
- The CNTL_EN output connects to the SD\# pin. CNTL_EN allows power state control via the PWI interface or ENBIAS/CONTROL logic inputs. LM10520 will drive CNTL_EN to the VDD voltage to enable the buck controller circuitry, and to 0 V to disable the circuitry.


## IAVS OUTPUT CURRENT: CONTROLLING THE OUTPUT VOLTAGE

The LM10520 uses a 7-bit current DAC to control the output voltage. Since it is a current output, IAVS can be connected directly to the feedback node. IAVS has a range of $0-60 \mu \mathrm{~A}$ with 7 bits of resolution, or a $0.469 \mu \mathrm{~A}$ LSB.
IAVS should be connected to the feedback node of LM10520 as shown in Figure 15. The output voltage VOUT is expressed as:
$V_{\text {OUT }}=V_{F B} \times\left(1+\frac{R_{F B 1}}{R_{F B 2}}\right)-I_{\text {AVS }} \times R_{F B 1}$
where

- $\mathrm{VFB}=$ the regulated feedback voltage of the slave regulator

This equation is valid for $\mathrm{V}_{\mathrm{OUT}}>\mathrm{VFB}$.


Figure 15. Connecting IAVS to the Feedback Node

## Using Register R9 to Change the Default Output Voltage

The LM10520 default IAVS current is set by R9. R9 is trimmed to $0 x 7 \mathrm{~F}$, so that IAVS $=0 \mu \mathrm{~A}$ when power is applied to LM10520. Between power cycling, R9 can be changed so that IAVS defaults to values between 0-60 $\mu \mathrm{A}$. This can be useful for software trim of the default output voltage of the LM10520 controlled regulator. In order to do this, the system must take care to write to R9 before enabling the output. (The output can be enabled/disabled while keeping the LM10520 logic on via the CONTROL input.) Therefore, R9 must be written to by some system controller that is on a different power domain than that provided by LM10520. In addition, the "INITIAL_VDD" register in the Advanced Power Controller (APC) must have the same value as R9 so that the APC and LM10520 default to the same voltage code.

## Digital Slew Rate Control

The IAVS and IAVS Mirror outputs have an adjustable, digital slew rate control. The slew rate control is programmed in register R10.


Figure 16. Digital Slew Rate Control
LM10520 effectively overrides the internal reference of the slave regulator to allow it to operate in an AVS system. The amount of current drawn from the AVS enabled power supply when scaling voltage depends on several factors determined by the well known equation for current in a capacitor:
$I^{C}=C d v / d t$
where

- C is the total output capacitance seen by the power supply
- $d v$ is the voltage step
- dt is the step time

The digital slew rate control of LM10520 allows independent manipulation of the dv and dt terms to accommodate a wide range of output capacitances.

## STATES

## Startup

During the startupt state, the LM10520 initializes all its registers and enables its bandgap. This process typically takes 1.116 msec. CNTL_EN is low during startup.

## Active

During the active state, CNTL_EN is is high, the IAVS DACs are enabled, and PWI registers can be accessed.

## Sleep

During the sleep state, CNTL_EN is low, the IAVS DACs are disabled, and PWI registers can be accessed.

## Fault

During the fault state, the IAVS current register (R0) is reset, after which the LM10520 automatically returns to its previous state.

## Shutdown

During the shutdown state, CNTL_EN is low, the IAVS DACs are disabled, and most internal circuitry is disabled. Only the PWI state machine is biased to allow register access.


Figure 17. LM10520 State Diagram

## VOLTAGE MODE CONTROLLER

The LM10520 incorporates control circuitry and drivers for synchronous buck PWM regulation. It uses voltage mode control to achieve the low duty cycles necessary for the low conversion ratios in an AVS system. It has flexible input enable controls to allow logic level control of output voltage enable, bias enable, and internal LDO enable. In addition, an active low fault input can be used for system fault response sequencing. These inputs allow simple, system level control of the device state. The LM10520 also includes input under-voltage lock-out (UVLO) and a power good (PWGD) flag (based on over-voltage and under-voltage detection). The over-voltage and under-voltage signals are OR-gated to drive the power good signal and provide a logic signal to the system if the output voltage goes out of regulation. Current limit is achieved by sensing the voltage VDS across the low side MOSFET. The LM10520 is also able to stat-up with the output pre-biased with a load. The LM10520 also allows the switching frequency to be a synchronized with an external clock source.

## START UP/SOFT-START

When $\mathrm{V}_{\mathrm{CC}}$ exceeds 2.79 V and the shutdown pin ( $\overline{\mathrm{SD}}$ ) sees a logic high, the soft-start period begins. Then an internal, fixed $10 \mu \mathrm{~A}$ source begins charging the soft-start capacitor. During soft-start the voltage on the soft-start capacitor $\mathrm{C}_{S S}$ is connected internally to the non-inverting input of the error amplifier. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the LM10520 reference voltage of 0.6 V . At this point the reference voltage takes over at the non-inverting error amplifier input. The capacitance of $\mathrm{C}_{\mathrm{SS}}$ determines the length of the soft-start period, and can be approximated by:

$$
\mathrm{C}_{\mathrm{ss}}=\frac{\mathrm{t}_{\mathrm{ss}}}{60}
$$

where

$$
\begin{align*}
& \text { - } \mathrm{C}_{\mathrm{SS}} \text { is in } \mu \mathrm{F} \\
& \text { - }  \tag{3}\\
& \mathrm{t}_{\mathrm{SS}} \text { is in } \mathrm{ms}
\end{align*}
$$

During soft start the Power Good flag is forced low and it is released when the FB pin voltage reaches $70 \%$ of 0.6 V . At this point the chip enters normal operation mode, and the output overvoltage and undervoltage monitoring starts.

## SETTING THE DEFAULT AND PROGRAMMABILITY RANGE OF THE OUTPUT VOLTAGE

The LM10520 has a flexible output voltage range control. When the system is starting up, the output voltage exits soft-start and AVS has not been enabled by the load (the load is the AVS enabled processor, and is booting up). This is the default voltage of the LM10520, and is set by the feedback resistor divider ratio. Once the automatic AVS authentication process has successfully completed, the AVS loop is engaged and the LM10520 automatically reduces the voltage. A 7-bit current source is injected into the feedback resistor node to achieve voltage scaling. Therefore, the range and resolution of the device is adjustable via the top feedback resistor.

## SETTING THE SWITCHING FREQUENCY

During fixed-frequency mode of operation the PWM frequency is adjustable between 50 kHz and 1 MHz and is set by an external resistor, $\mathrm{R}_{\text {FADJ }}$, between the FREQ/SYNC pin and ground. The resistance needed for a desired frequency is approximated by the curve Frequency vs. Frequency Adjust Resistor in the Typical Performance Characteristics.
When it is desired to synchronize the switching frequency with an external clock source, the LM10520 has the unique ability to synchronize from this external source within the range of 250 kHz to 1 MHz . The external clock signal should be AC coupled to the FREQ/SYNC pin as shown below in Figure 18, where the $\mathrm{R}_{\text {FADJ }}$ is chosen so that the fixed frequency is approximately within $\pm 30 \%$ of the external synchronizing clock frequency. An internal protection diode clamps the low level of the synchronizing signal to approximately -0.5 V . The internal clock sychronizes to the rising edge of the external clock.


Figure 18. AC Coupled Clock

It is recommended to choose an AC coupling capacitance in the range of 50 pF to 100 pF . Exceeding the recommended capacitance may inject excessive energy through the internal clamping diode structure present on the FREQ/SYNC pin.
The typical trip level of the synchronization pin is 1.5 V . To ensure proper synchronization and to avoid damaging the IC, the peak-to-peak value (amplitude) should be between 2.5 V and $\mathrm{V}_{\mathrm{cc}}$. The minimum width of this pulse must be greater than 100 ns , and it's maximum width must be 100 ns less than the period of the switching cycle.
The external clock synchronization process begins once the LM10520 is enabled and an external clock signal is detected. During the external clock synchronization process the internal clock initially switches at approximately 1.5 MHz and decreases until it has matched the external clock's frequency. The lock-in period is approximately $30 \mu \mathrm{~s}$ if the external clock is switching at 1 MHz , and about $100 \mu \mathrm{~s}$ if the external clock is at 200 kHz . When there is no clock signal present, the LM10520 enters into fixed-frequency mode and begins switching at the frequency set by the $\mathrm{R}_{\text {FADJ }}$ resistor. If the external clock signal is removed after frequency synchronization, the LM10520 will enter fixed-frequency mode within two clock cycles. If the external clock is removed within the $30 \mu \mathrm{~s}$ lock-in period, the LM10520 will re-enter fixed-frequency mode within two internal clock cycles after the lock-in period.

## OUTPUT PRE-BIAS STARTUP

If there is a pre-biased load on the output of the LM10520 during startup, the IC will disable switching of the lowside MOSFET and monitor the SW node voltage during the off-time of the high-side MOSFET. There is no load current sensing while in pre-bias mode because the low-side MOSFET never turns on. The IC will remain in this pre-bias mode until it sees the SW node stays below OV during the entire high-side MOSFET's off-time. Once it is determined that the SW node remained below OV during the high-side off-time, the low-side MOSFET begins switching during the next switching cycle. Figure 19 shows the SW node, HG, and LG signals during pre-bias startup. The pre-biased output voltage should not exceed $\mathrm{V}_{\mathrm{CC}}+\mathrm{V}_{\mathrm{GS}}$ of the external High-Side MOSFET to ensure that the High-Side MOSFET will be able to switch during startup.


Figure 19. Output Pre-Bias Mode Waveforms

## TRACKING A VOLTAGE LEVEL

The LM10520 can track the output of a master power supply during soft-start by connecting a resistor divider to the SS/TRACK pin. In this way, the output voltage slew rate of the LM10520 will be controlled by the master supply for loads that require precise sequencing. When the tracking function is used no soft-start capacitor should be connected to the SS/TRACK pin. However in all other cases, a $\mathrm{C}_{\mathrm{ss}}$ value of at least 1 nF between the soft-start pin and ground should be used.


Figure 20. Tracking Circuit
One way to use the tracking feature is to design the tracking resistor divider so that the master supply's output voltage ( $\mathrm{V}_{\text {OUT1 }}$ ) and the LM10520's output voltage (represented symbolically in Figure 20 as $\mathrm{V}_{\text {OUT2 }}$, i.e. without explicitly showing the power components) both rise together and reach their target values at the same time. For this case, the equation governing the values of the tracking divider resistors $R_{T 1}$ and $R_{T 2}$ is:

$$
\begin{equation*}
0.65=V_{\text {out } 1} \frac{R_{T 1}}{R_{T 1}+R_{T 2}} \tag{4}
\end{equation*}
$$

The current through $R_{T 1}$ should be about $4 m A$ for precise tracking. The final voltage of the SS/TRACK pin should be set higher than the feedback voltage of 0.6 V (say about 0.65 V as in the above equation). If the master supply voltage was 5 V and the LM10520 output voltage was 1.8 V , for example, then the value of $\mathrm{R}_{\mathrm{T} 1}$ needed to give the two supplies identical soft-start times would be $150 \Omega$. A timing diagram for the equal soft-start time case is shown in Figure 21.


Figure 21. Tracking with Equal Soft-Start Time

## TRACKING A VOLTAGE SLEW RATE

The tracking feature can alternatively be used not to make both rails reach regulation at the same time but rather to have similar rise rates (in terms of output dV/dt). This method ensures that the output voltage of the LM10520 always reaches regulation before the output voltage of the master supply. In this case, the tracking resistors can be determined based on the following equation:

$$
\begin{equation*}
0.65=V_{\text {ouT2 }} \frac{R_{\mathrm{T} 1}}{R_{\mathrm{T} 1}+\mathrm{R}_{\mathrm{T} 2}} \tag{5}
\end{equation*}
$$

For the example case of $\mathrm{V}_{\text {OUT1 }}=5 \mathrm{~V}$ and $\mathrm{V}_{\text {OUT2 }}=1.8 \mathrm{~V}$, with $\mathrm{R}_{\mathrm{T} 1}$ set to $150 \Omega$ as before, $\mathrm{R}_{\mathrm{T} 2}$ is calculated from the above equation to be $265 \Omega$. A timing diagram for the case of equal slew rates is shown in Figure 22.


Figure 22. Tracking with Equal Slew Rates

## MOSFET GATE DRIVERS

The LM10520 has two gate drivers designed for driving N-channel MOSFETs in a synchronous mode. Note that unlike most other synchronous controllers, the bootstrap capacitor of the LM10520 provides power not only to the driver of the upper MOSFET, but the lower MOSFET driver too (both drivers are ground referenced, i.e. no floating driver).
Two things must be kept in mind here. First, the BOOT pin has an absolute maximum rating of 18 V . This must never be exceeded, even momentarily. Since the bootstrap capacitor is connected to the SW node, the peak voltage impressed on the BOOT pin is the sum of the input voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$ plus the voltage across the bootstrap capacitor (ignoring any forward drop across the bootstrap diode). The bootstrap capacitor is charged up by a given rail (called $\mathrm{V}_{\text {Boot dc }}$ here) whenever the upper MOSFET turns off. This rail can be the same as $\mathrm{V}_{\text {CC }}$ or it can be any external grōund-referenced DC rail. But care has to be exercised when choosing this bootstrap DC rail that the BOOT pin is not damaged. For example, if the desired maximum $V_{\text {IN }}$ is 14 V , and $\mathrm{V}_{\text {BOOT do }}$ is chosen to be the same as $V_{C C}$, then clearly if the $V_{c c}$ rail is 6 V , the peak voltage on the BOOT pin is $14 \mathrm{~V}+6 \mathrm{~V}=20 \mathrm{~V}$. This is unacceptable, as it is in excess of the rating of the BOOT pin. A $\mathrm{V}_{\mathrm{CC}}$ of 3 V would be acceptable in this case. Or the $\mathrm{V}_{\text {IN }}$ range must be reduced accordingly. There is also the option of deriving the bootstrap DC rail from another 3 V external rail, independent of $\mathrm{V}_{\mathrm{Cc}}$.
The second thing to be kept in mind here is that the output of the low-side driver swings between the bootstrap DC rail level of $\mathrm{V}_{\text {BOOT_DC }}$ and Ground, whereas the output of the high-side driver swings between $\mathrm{V}_{\text {IN }}+\mathrm{V}_{\text {BOOt_DC }}$ and Ground. To keep the high-side MOSFET fully on when desired, the Gate pin voltage of the MOSFET must be higher than its instantaneous Source pin voltage by an amount equal to the 'Miller plateau'. It can be shown that this plateau is equal to the threshold voltage of the chosen MOSFET plus a small amount equal to lo/g. Here Io is the maximum load current of the application, and g is the transconductance of this MOSFET (typically about 100 for logic-level devices). That means we must choose $\mathrm{V}_{\text {BOot_dc }}$ to at least exceed the Miller plateau level. This may therefore affect the choice of the threshold voltage of the external MOSFETs, and that in turn may depend on the chosen $\mathrm{V}_{\text {Boot_dc }}$ rail.

So far, in the discussion above, the forward drop across the bootstrap diode has been ignored. But since that does affect the output of the driver somewhat, it is a good idea to include this drop in the following examples. Looking at the Typical Application schematic, this means that the difference voltage $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D} 1}$, which is the voltage the bootstrap capacitor charges up to, must always be greater than the maximum tolerance limit of the threshold voltage of the upper MOSFET. Here $\mathrm{V}_{\mathrm{D} 1}$ is the forward voltage drop across the bootstrap diode D1. This may place restrictions on the minimum input voltage and/or type of MOSFET used.
A basic bootstrap circuit can be built using one Schottky diode and a small capacitor, as shown in Figure 23. The capacitor $\mathrm{C}_{\text {воот }}$ serves to maintain enough voltage between the top MOSFET gate and source to control the device even when the top MOSFET is on and its source has risen up to the input voltage level. The charge pump circuitry is fed from $\mathrm{V}_{\mathrm{cc}}$, which can operate over a range from 3.0 V to 6.0 V . Using this basic method the voltage applied to the gates of both high-side and low-side MOSFETs is $\mathrm{V}_{C C}-\mathrm{V}_{\mathrm{D}}$. This method works well when $\mathrm{V}_{C C}$ is $5 \mathrm{~V} \pm 10 \%$, because the gate drives will get at least 4.0 V of drive voltage during the worst case of $\mathrm{V}_{\mathrm{CC}-\mathrm{MIN}}=4.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{D} \text {-MAX }}=0.5 \mathrm{~V}$. Logic level MOSFETs generally specify their on-resistance at $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$. When $\mathrm{V}_{\mathrm{CC}}=$ $3.3 \mathrm{~V} \pm 10 \%$, the gate drive at worst case could go as low as 2.5 V . Logic level MOSFETs are not ensured to turn on, or may have much higher on-resistance at 2.5 V . Sub-logic level MOSFETs, usually specified at $\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}$, will work, but are more expensive, and tend to have higher on-resistance. The circuit in Figure 23 works well for input voltages ranging from 1 V up to 14 V and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, because the drive voltage depends only on $\mathrm{V}_{\mathrm{CC}}$.


Figure 23. Basic Charge Pump (Bootstrap)
Note that the LM10520 can be paired with a low cost linear regulator like the LM78L05 to run from a single input rail between 6.0 and 14 V . The 5 V output of the linear regulator powers both the $\mathrm{V}_{\mathrm{cc}}$ and the bootstrap circuit, providing efficient drive for logic level MOSFETs. An example of this circuit is shown in Figure 24.


Figure 24. LM78L05 Feeding Basic Charge Pump
Figure 25 shows a second possibility for bootstrapping the MOSFET drives using a doubler. This circuit provides an equal voltage drive of $\mathrm{V}_{\mathrm{CC}}-3 \mathrm{~V}_{\mathrm{D}}+\mathrm{V}_{I N}$ to both the high-side and low-side MOSFET drives. This method should only be used in circuits that use 3.3 V for both $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathbb{I N}}$. Even with $\mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ ( $10 \%$ lower tolerance on 3.3 V ) and $\mathrm{V}_{\mathrm{D}}=0.5 \mathrm{~V}$ both high-side and low-side gates will have at least 4.5 V of drive. The power dissipation of the gate drive circuitry is directly proportional to gate drive voltage, hence the thermal limits of the LM10520 IC will quickly be reached if this circuit is used with $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\text {IN }}$ voltages over 5 V .


Figure 25. Charge Pump with Added Gate Drive
All the gate drive circuits shown in the above figures typically use 100 nF ceramic capacitors in the bootstrap locations.

## POWER GOOD SIGNAL

The open drain output on the Power Good pin needs a pull-up resistor to a low voltage source. The pull-up resistor should be chosen so that the current going into the Power Good pin is less than 1 mA . A $100 \mathrm{k} \Omega$ resistor is recommended for most applications.

The Power Good signal is an OR-gated flag which takes into account both output over-voltage and under-voltage conditions. If the feedback pin (FB) voltage is $18 \%$ above its nominal value ( $118 \% \times \mathrm{V}_{\mathrm{FB}}=0.708 \mathrm{~V}$ ) or falls $28 \%$ below that value ( $72 \% \times \mathrm{V}_{\mathrm{FB}}=0.42 \mathrm{~V}$ ) the Power Good flag goes low. The Power Good flag can be used to signal other circuits that the output voltage has fallen out of regulation, however the switching of the LM10520 continues regardless of the state of the Power Good signal. The Power Good flag will return to logic high whenever the feedback pin voltage is between $72 \%$ and $118 \%$ of 0.6 V .

## CURRENT LIMIT

Current limit is realized by sensing the voltage across the low-side MOSFET while it is on. The $\mathrm{R}_{\text {DSoN }}$ of the MOSFET is a known value; hence the current through the MOSFET can be determined as:

$$
\begin{equation*}
V_{\text {DS }}=I_{\text {OUT }} \times R_{\text {DSON }} \tag{6}
\end{equation*}
$$

The current through the low-side MOSFET while it is on is also the falling portion of the inductor current. The current limit threshold is determined by an external resistor, $\mathrm{R}_{\mathrm{CS}}$, connected between the switching node and the $I_{\text {SEN }}$ pin. A constant current ( $I_{\text {SEN-TH }}$ ) of $40 \mu \mathrm{~A}$ typical is forced through $\mathrm{R}_{\text {CS }}$, causing a fixed voltage drop. This fixed voltage is compared against $V_{D S}$ and if the latter is higher, the current limit of the chip has been reached. To obtain a more accurate value for $\mathrm{R}_{\mathrm{CS}}$ you must consider the operating values of $\mathrm{R}_{\text {DSON }}$ and $\mathrm{I}_{\text {SEN-TH }}$ at their operating temperatures in your application and the effect of slight parameter differences from part to part. $\mathrm{R}_{\mathrm{CS}}$ can be found by using the following equation using the $\mathrm{R}_{\text {DSON }}$ value of the low side MOSFET at it's expected hot temperature and the absolute minimum value expected over the full temperature range for the for the $\mathrm{I}_{\text {SEN-TH }}$ which is $25 \mu \mathrm{~A}$ :

$$
\begin{equation*}
\mathrm{R}_{\mathrm{CS}}=\mathrm{R}_{\text {DSON-HOT }} \times \mathrm{I}_{\text {LIM }} / I_{\text {SEN-TH }} \tag{7}
\end{equation*}
$$

For example, a conservative 15A current limit in a 10 A design with a $R_{\text {DSON-HOT }} 10 \mathrm{~m} \Omega$ would require a $6 \mathrm{k} \Omega$ resistor. The minimum value for $\mathrm{R}_{\mathrm{CS}}$ in any application is $1 \mathrm{k} \Omega$. Because current sensing is done across the lowside MOSFET, no minimum high-side on-time is necessary. The LM10520 enters current limit mode if the inductor current exceeds the current limit threshold at the point where the high-side MOSFET turns off and the low-side MOSFET turns on. (The point of peak inductor current, see Figure 26). Note that in normal operation mode the high-side MOSFET always turns on at the beginning of a clock cycle. In current limit mode, by contrast, the high-side MOSFET on-pulse is skipped. This causes inductor current to fall. Unlike a normal operation switching cycle, however, in a current limit mode switching cycle the high-side MOSFET will turn on as soon as inductor current has fallen to the current limit threshold. The LM10520 will continue to skip high-side MOSFET pulses until the inductor current peak is below the current limit threshold, at which point the system resumes normal operation.


Figure 26. Current Limit Threshold

Unlike a high-side MOSFET current sensing scheme, which limits the peaks of inductor current, low-side current sensing is only allowed to limit the current during the converter off-time, when inductor current is falling. Therefore in a typical current limit plot the valleys are normally well defined, but the peaks are variable, according to the duty cycle. The PWM error amplifier and comparator control the off-pulse of the high-side MOSFET, even during current limit mode, meaning that peak inductor current can exceed the current limit threshold. Assuming that the output inductor does not saturate, the maximum peak inductor current during current limit mode can be calculated with the following equation:
$R_{L I M}\left(\mathrm{~T}_{\mathrm{j}}\right)=\frac{\mathrm{ICL}^{\times} \times \mathrm{R}_{\mathrm{DS}(O N) \text { max }}}{\mathrm{ILMM}_{\mathrm{TH}}\left(\mathrm{T}_{\mathrm{j}}\right)}$
where

- $\mathrm{T}_{\mathrm{sw}}$ is the inverse of switching frequency $\mathrm{f}_{\mathrm{sw}}$

The 200 ns term represents the minimum off-time of the duty cycle, which ensures enough time for correct operation of the current sensing circuitry.
In order to minimize the time period in which peak inductor current exceeds the current limit threshold, the IC also discharges the soft-start capacitor through a fixed $90 \mu \mathrm{~A}$ sink. The output of the LM10520 internal error amplifier is limited by the voltage on the soft-start capacitor. Hence, discharging the soft-start capacitor reduces the maximum duty cycle $D$ of the controller. During severe current limit this reduction in duty cycle will reduce the output voltage if the current limit conditions last for an extended time. Output inductor current will be reduced in turn to a flat level equal to the current limit threshold. The third benefit of the soft-start capacitor discharge is a smooth, controlled ramp of output voltage when the current limit condition is cleared.

## DESIGN CONSIDERATIONS

The following is a design procedure for all the components needed to create the Typical Application Circuit shown on the front page. This design converts $3.3 \mathrm{~V}\left(\mathrm{~V}_{\text {IN }}\right)$ to 1.2 V ( $\mathrm{V}_{\text {OUT }}$ ) at a maximum load of 4 A with an efficiency of $89 \%$ and a switching frequency of 300 kHz . The same procedures can be followed to create many other designs with varying input voltages, output voltages, and load currents.

## Input Capacitor

The input capacitors in a Buck converter are subjected to high stress due to the input current trapezoidal waveform. Input capacitors are selected for their ripple current capability and their ability to withstand the heat generated since that ripple current passes through their ESR. Input rms ripple current is approximately:

$$
I_{\text {RMS_RIP }}=I_{\text {OUT }} \times \sqrt{D(1-D)}
$$

where

$$
\begin{equation*}
\text { - duty cycle } \mathrm{D}=\mathrm{V}_{\text {Out }} / \mathrm{V}_{\text {IN }} \tag{9}
\end{equation*}
$$

The power dissipated by each input capacitor is:

$$
\mathrm{P}_{\mathrm{CAP}}=\frac{\left(\mathrm{I}_{\mathrm{RMS}} \mathrm{RIP}\right)^{2} \times \mathrm{ESR}}{\mathrm{n}^{2}}
$$

where

- n is the number of paralleled capacitors
- ESR is the equivalent series resistance of each capacitor

The equation above indicates that power loss in each capacitor decreases rapidly as the number of input capacitors increases. The worst-case ripple for a Buck converter occurs during full load and when the duty cycle ( D ) is 0.5 . For this 3.3 V to 1.2 V design the duty cycle is 0.364 . For a 4 A maximum load the ripple current is 1.92A.

## Output Inductor

The output inductor forms the first half of the power stage in a Buck converter. It is responsible for smoothing the square wave created by the switching action and for controlling the output current ripple ( $\Delta \mathrm{l}_{\mathrm{OUT}}$ ). The inductance is chosen by selecting between tradeoffs in efficiency and response time. The smaller the output inductor, the more quickly the converter can respond to transients in the load current. However, as shown in the efficiency calculations, a smaller inductor requires a higher switching frequency to maintain the same level of output current ripple. An increase in frequency can mean increasing loss in the MOSFETs due to the charging and discharging of the gates. Generally the switching frequency is chosen so that conduction loss outweighs switching loss. The equation for output inductor selection is:

$$
\begin{align*}
\mathrm{L} & =\frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}{\Delta \mathrm{l}_{\text {OUT }} \times f_{\text {SW }}} \times \mathrm{D} \\
\mathrm{~L} & =\frac{3.3 \mathrm{~V}-1.2 \mathrm{~V}}{0.4 \times 4 \mathrm{~A} \times 300 \mathrm{kHz}} \times \frac{1.2 \mathrm{~V}}{3.3 \mathrm{~V}} \\
\mathrm{~L} & =1.6 \mu \mathrm{H} \tag{11}
\end{align*}
$$

Here we have plugged in the values for output current ripple, input voltage, output voltage, switching frequency, and assumed a $40 \%$ peak-to-peak output current ripple. This yields an inductance of $1.6 \mu \mathrm{H}$. The output inductor must be rated to handle the peak current (also equal to the peak switch current), which is $\left(l_{\text {OUT }}+\left(0.5 \times \Delta \mathrm{l}_{\text {OUT }}\right)\right.$ ) $=$ 4.8A, for a 4A design.

The Coilcraft DO3316P-222P is $2.2 \mu \mathrm{H}$, is rated to 7.4 A peak, and has a direct current resistance (DCR) of 12 $\mathrm{m} \Omega$. After selecting the Coilcraft DO3316P-222P for the output inductor, actual inductor current ripple should be re-calculated with the selected inductance value, as this information is needed to select the output capacitor. Rearranging the equation used to select inductance yields the following:

$$
\Delta \mathrm{l}_{\text {OUT }}=\frac{\mathrm{V}_{\text {IN(MAX) }}-\mathrm{V}_{\mathrm{O}}}{f_{\text {SW }} \times \mathrm{L}_{\text {ACTUAL }}} \times \mathrm{D}
$$

where

- $\mathrm{V}_{\mathbb{I N} \text { (MAX) }}$ is assumed to be $10 \%$ above the steady state input voltage, or 3.6 V at $\mathrm{V}_{\mathbb{I N}}=3.3 \mathrm{~V}$

The re-calculated current ripple will then be 1.2A. This gives a peak inductor/switch current will be 4.6 A .

## Output Capacitor

The output capacitor forms the second half of the power stage of a Buck switching converter. It is used to control the output voltage ripple ( $\Delta \mathrm{V}_{\text {OUT }}$ ) and to supply load current during fast load transients.
In this example the output current is 4 A and the expected type of capacitor is an aluminum electrolytic, as with the input capacitors. Other possibilities include ceramic, tantalum, and solid electrolyte capacitors, however the ceramic type often do not have the large capacitance needed to supply current for load transients, and tantalums tend to be more expensive than aluminum electrolytic. Aluminum capacitors tend to have very high capacitance and fairly low ESR, meaning that the ESR zero, which affects system stability, will be much lower than the switching frequency. The large capacitance means that at the switching frequency, the ESR is dominant, hence the type and number of output capacitors is selected on the basis of ESR. One simple formula to find the maximum ESR based on the desired output voltage ripple, $\Delta \mathrm{V}_{\text {OUT }}$ and the designed output current ripple, $\Delta \mathrm{l}_{\text {OUT }}$, is:

$$
\begin{equation*}
\mathrm{ESR}_{\mathrm{MAX}}=\frac{\Delta \mathrm{V}_{\mathrm{OUT}}}{\Delta \mathrm{l}_{\mathrm{OUT}}} \tag{13}
\end{equation*}
$$

In this example, in order to maintain a $2 \%$ peak-to-peak output voltage ripple and a $40 \%$ peak-to-peak inductor current ripple, the required maximum ESR is $20 \mathrm{~m} \Omega$. The Sanyo 4SP560M electrolytic capacitor will give an equivalent ESR of $14 \mathrm{~m} \Omega$. The capacitance of $560 \mu \mathrm{~F}$ is enough to supply energy even to meet severe load transient demands.

## MOSFETs

Selection of the power MOSFETs is governed by a trade-off between cost, size, and efficiency. One method is to determine the maximum cost that can be endured, and then select the most efficient device that fits that price. Breaking down the losses in the high-side and low-side MOSFETs and then creating spreadsheets is one way to determine relative efficiencies between different MOSFETs. Good correlation between the prediction and the bench result is not ensured, however. Single-channel buck regulators that use a controller IC and discrete MOSFETs tend to be most efficient for output currents of 2 to 10A.

Losses in the high-side MOSFET can be broken down into conduction loss, gate charging loss, and switching loss. Conduction, or $I^{2} R$ loss, is approximately:

$$
\begin{align*}
& \mathrm{P}_{\mathrm{C}}=\mathrm{D}\left(\mathrm{I}_{\mathrm{O}}{ }^{2} \times \mathrm{R}_{\mathrm{DSON} \text {-HI }} \times 1.3\right)(\text { High-Side MOSFET })  \tag{14}\\
& \mathrm{P}_{\mathrm{C}}=(1-\mathrm{D}) \times\left(\mathrm{I}_{\mathrm{O}}^{2} \times \mathrm{R}_{\mathrm{DSON} \text {-LO }} \times 1.3\right)(\text { Low-Side MOSFET }) \tag{15}
\end{align*}
$$

In the above equations the factor 1.3 accounts for the increase in MOSFET R DSoN due to heating. Alternatively, the 1.3 can be ignored and the $R_{\text {DSON }}$ of the MOSFET estimated using the $R_{D S O N} V s$. Temperature curves in the MOSFET datasheets.

Gate charging loss results from the current driving the gate capacitance of the power MOSFETs, and is approximated as:
$P_{G C}=n \times\left(V_{D D}\right) \times Q_{G} \times f_{S W}$
where

- ' $n$ ' is the number of MOSFETs (if multiple devices have been placed in parallel)
- $\mathrm{V}_{\mathrm{DD}}$ is the driving voltage (see MOSFET GATE DRIVERS)
- $Q_{G S}$ is the gate charge of the MOSFET

If different types of MOSFETs are used, the ' $n$ ' term can be ignored and their gate charges simply summed to form a cumulative $Q_{G}$. Gate charge loss differs from conduction and switching losses in that the actual dissipation occurs in the LM10520, and not in the MOSFET itself.
Switching loss occurs during the brief transition period as the high-side MOSFET turns on and off, during which both current and voltage are present in the channel of the MOSFET. It can be approximated as:

$$
P_{S W}=0.5 \times V_{\mathbb{I N}} \times I_{O} \times\left(t_{r}+t_{f}\right) \times f_{S W}
$$

where

- $t_{r}$ and $t_{f}$ are the rise and fall times of the MOSFET

Switching loss occurs in the high-side MOSFET only.
For this example, the maximum drain-to-source voltage applied to either MOSFET is 3.6 V . The maximum drive voltage at the gate of the high-side MOSFET is 3.1 V , and the maximum drive voltage for the low-side MOSFET is 3.3 V . Due to the low drive voltages in this example, a MOSFET that turns on fully with 3.1 V of gate drive is needed. For designs of 5A and under, dual MOSFETs in SO-8 provide a good trade-off between size, cost, and efficiency.

## Support Components

$\mathrm{C}_{\text {IN }} 2$ - A small $(0.1$ to $1 \mu \mathrm{~F})$ ceramic capacitor should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET (dual MOSFETs make this easy). This capacitor should be X5R type dielectric or better.
$\mathbf{R}_{\mathbf{C C}}, \mathbf{C}_{\mathbf{c c}}$ - These are standard filter components designed to ensure smooth DC voltage for the chip supply. $\mathbf{R}_{\mathrm{CC}}$ should be 1 to $10 \Omega$. $\mathrm{C}_{\mathrm{CC}}$ should $1 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}$ type or better.
C $_{\text {воот- }}$ Bootstrap capacitor, typically 100 nF .
$\mathbf{R}_{\text {PULL-UP }}$ - This is a standard pull-up resistor for the open-drain power good signal (PWGD). The recommended value is $100 \mathrm{k} \Omega$ connected to $\mathrm{V}_{\mathrm{Cc}}$. If this feature is not necessary, the resistor can be omitted.
$\mathrm{D}_{1}$ - A small Schottky diode should be used for the bootstrap. It allows for a minimum drop for both high and lowside drivers. The MBR0520 or BAT54 work well in most designs.
$\mathbf{R}_{\text {Cs }}$ - Resistor used to set the current limit. Since the design calls for a peak current magnitude (lout $+(0.5 \mathrm{x}$ $\Delta_{\text {Out }}$ )) of 4.8 A , a safe setting would be 6 A . (This is below the saturation current of the output inductor, which is 7A.) Following the equation from the Current Limit section, a $1.3 \mathrm{k} \Omega$ resistor should be used.
$\mathbf{R}_{\text {FADJ }}$ - This resistor is used to set the switching frequency of the chip. The resistor value is approximated from the Frequency vs. Frequency Adjust Resistor curve in the Typical Performance Characteristics. For 300 kHz operation, a $100 \mathrm{k} \Omega$ resistor should be used.
$\mathbf{C}_{s s}$ - The soft-start capacitor depends on the user requirements and is calculated based on the equation given in the section titled START UP/SOFT-START. Therefore, for a 7 ms delay, a 12 nF capacitor is suitable.

## Control Loop Compensation

The LM10520 uses voltage-mode ('VM') PWM control to correct changes in output voltage due to line and load transients. VM requires careful small signal compensation of the control loop for achieving high bandwidth and good phase margin.
The control loop is comprised of two parts. The first is the power stage, which consists of the duty cycle modulator, output inductor, output capacitor, and load. The second part is the error amplifier, which for the LM10520 is a 9 MHz op-amp used in the classic inverting configuration. Figure 27 shows the regulator and control loop components.


Figure 27. Power Stage and Error Amp
One popular method for selecting the compensation components is to create Bode plots of gain and phase for the power stage and error amplifier. Combined, they make the overall bandwidth and phase margin of the regulator easy to see. Software tools such as Excel, MathCAD, and Matlab are useful for showing how changes in compensation or the power stage affect system gain and phase.

The power stage modulator provides a DC gain $A_{D C}$ that is equal to the input voltage divided by the peak-to-peak value of the PWM ramp. This ramp is $1.0 \mathrm{~V}_{\text {pk-pk }}$ for the LM 10520 . The inductor and output capacitor create a double pole at frequency $f_{\text {DP }}$, and the capacitor ESR and capacitance create a single zero at frequency $\mathrm{f}_{\text {ESR }}$. For this example, with $\mathrm{V}_{\mathbb{N}}=3.3 \mathrm{~V}$, these quantities are:

$$
\begin{align*}
& \mathrm{A}_{\mathrm{DC}}=\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{RAMP}}}=\frac{3.3}{1.0}=10.4 \mathrm{~dB}  \tag{18}\\
& \mathrm{f}_{\mathrm{DP}}=\frac{1}{2 \pi} \sqrt{\frac{\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{L}}}{\mathrm{LC}\left(\mathrm{R}_{\mathrm{O}}+\mathrm{ESR}\right)}}=4.5 \mathrm{kHz}  \tag{19}\\
& \mathrm{f}_{\mathrm{ESR}}=\frac{1}{2 \pi \mathrm{C}_{\circ} \mathrm{ESR}}=20.3 \mathrm{kHz} \tag{20}
\end{align*}
$$

In the equation for $f_{D P}$, the variable $R_{L}$ is the power stage resistance, and represents the inductor DCR plus the on resistance of the top power MOSFET. $\mathrm{R}_{\mathrm{O}}$ is the output voltage divided by output current. The power stage transfer function $G_{P S}$ is given by the following equation, and Figure 28 shows Bode plots of the phase and gain in this example.

$$
G_{P S}=\frac{V_{I N} \times R_{O}}{V_{\text {RAMP }}} \times \frac{s C_{O} R_{C}+1}{a s^{2}+b s+c}
$$

where

$$
\text { - } \mathrm{a}=\mathrm{LC} \mathrm{C}_{0}\left(\mathrm{R}_{\mathrm{o}}+\mathrm{R}_{\mathrm{C}}\right)
$$

$$
\text { - } b=L+C_{0}\left(R_{0} R_{L}+R_{0} R_{C}+R_{C} R_{L}\right)
$$

$$
\begin{equation*}
\text { - } \mathrm{c}=\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{L}} \tag{21}
\end{equation*}
$$




Figure 28. Power Stage Gain and Phase
The double pole at 4.5 kHz causes the phase to drop to approximately $-130^{\circ}$ at around 10 kHz . The ESR zero, at 20.3 kHz , provides a $+90^{\circ}$ boost that prevents the phase from dropping to $-180^{\circ}$. If this loop were left uncompensated, the bandwidth would be approximately 10 kHz and the phase margin $53^{\circ}$. In theory, the loop would be stable, but would suffer from poor DC regulation (due to the low DC gain) and would be slow to respond to load transients (due to the low bandwidth.) In practice, the loop could easily become unstable due to tolerances in the output inductor, capacitor, or changes in output current, or input voltage. Therefore, the loop is compensated using the error amplifier and a few passive components.
For this example, a Type III, or three-pole-two-zero approach gives optimal bandwidth and phase.
In most voltage mode compensation schemes, including Type III, a single pole is placed at the origin to boost DC gain as high as possible. Two zeroes $\mathrm{f}_{\mathrm{Z} 1}$ and $\mathrm{f}_{\mathrm{Z2}}$ are placed at the double pole frequency to cancel the double pole phase lag. Then, a pole, $f_{P 1}$ is placed at the frequency of the ESR zero. A final pole $f_{P 2}$ is placed at one-half of the switching frequency. The gain of the error amplifier transfer function is selected to give the best bandwidth possible without violating the Nyquist stability criteria. In practice, a good crossover point is one-fifth of the switching frequency, or 60 kHz for this example. The generic equation for the error amplifier transfer function is:

$$
\begin{equation*}
G_{E A}=A_{E A} \times \frac{\left(\frac{s}{2 \pi f_{\mathrm{Z} 1}}+1\right)\left(\frac{s}{2 \pi f_{\mathrm{Z} 2}}+1\right)}{s\left(\frac{s}{2 \pi f_{\mathrm{f} 1}}+1\right)\left(\frac{\mathrm{s}}{2 \pi f_{\mathrm{f} 2}}+1\right)} \tag{22}
\end{equation*}
$$

In this equation the variable $A_{E A}$ is a ratio of the values of the capacitance and resistance of the compensation components, arranged as shown in Figure 27. $A_{E A}$ is selected to provide the desired bandwidth. A starting value of 80,000 for $A_{E A}$ should give a conservative bandwidth. Increasing the value will increase the bandwidth, but will also decrease phase margin. Designs with $45-60^{\circ}$ are usually best because they represent a good trade-off between bandwidth and phase margin. In general, phase margin is lowest and gain highest (worst-case) for maximum input voltage and minimum output current. One method to select $A_{E A}$ is to use an iterative process beginning with these worst-case conditions.

1. Increase $A_{E A}$
2. Check overall bandwidth and phase margin
3. Change $\mathrm{V}_{\mathbb{N}}$ to minimum and recheck overall bandwidth and phase margin
4. Change $\mathrm{I}_{0}$ to maximum and recheck overall bandwidth and phase margin

The process ends when the both bandwidth and the phase margin are sufficiently high. For this example input voltage can vary from 3.0 to 3.6 V and output current can vary from 0 to 4 A , and after a few iterations a moderate gain factor of 101 dB is used.
The error amplifier of the LM10520 has a unity-gain bandwidth of 9 MHz . In order to model the effect of this limitation, the open-loop gain can be calculated as:

$$
\begin{equation*}
\mathrm{OPG}=\frac{2 \pi \times 9 \mathrm{MHz}}{\mathrm{~s}} \tag{23}
\end{equation*}
$$

The new error amplifier transfer function that takes into account unity-gain bandwidth is:

$$
\begin{equation*}
H_{E A}=\frac{G_{E A} \times O P G}{1+G_{E A}+O P G} \tag{24}
\end{equation*}
$$

The gain and phase of the error amplifier are shown in Figure 29.


Figure 29. Error Amp. Gain and Phase
In VM regulators, the top feedback resistor $\mathrm{R}_{\mathrm{FB} 2}$ forms a part of the compensation. Setting $\mathrm{R}_{\mathrm{FB} 2}$ to $10 \mathrm{k} \Omega \pm 1 \%$, usually gives values for the other compensation resistors and capacitors that fall within a reasonable range. (Capacitances $>1 \mathrm{pF}$, resistances $<1 \mathrm{M} \Omega$ ) $\mathrm{C}_{\mathrm{C} 1}, \mathrm{C}_{\mathrm{C} 2}, \mathrm{C}_{\mathrm{C} 3}, \mathrm{R}_{\mathrm{C} 1}$, and $\mathrm{R}_{\mathrm{C} 2}$ are selected to provide the poles and zeroes at the desired frequencies, using the following equations:

$$
\begin{align*}
& \mathrm{C}_{\mathrm{C} 1}=\frac{\mathrm{f}_{\mathrm{Z} 1}}{\mathrm{~A}_{\mathrm{EA}} \times 10,000 \times f_{\mathrm{P} 2}}=27 \mathrm{pF}  \tag{25}\\
& \mathrm{C}_{\mathrm{C} 2}=\frac{1}{A_{\mathrm{EA}} \times 10,000}-\mathrm{C}_{\mathrm{C} 1}=882 \mathrm{pF}  \tag{26}\\
& \mathrm{C}_{\mathrm{C} 3}=\frac{1}{2 \pi \times 10,000} \times\left(\frac{1}{f_{\mathrm{Z} 2}}-\frac{1}{f_{\mathrm{P} 1}}\right)=2.73 \mathrm{nF}  \tag{27}\\
& \mathrm{R}_{\mathrm{C} 1}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C} 2} \times f_{\mathrm{Z} 1}}=39.8 \mathrm{k} \Omega  \tag{28}\\
& \mathrm{R}_{\mathrm{C} 2}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C} 3} \times f_{\mathrm{P} 1}}=2.55 \mathrm{k} \Omega \tag{29}
\end{align*}
$$

In practice, a good tradeoff between phase margin and bandwidth can be obtained by selecting the closest $\pm 10 \%$ capacitor values above what are suggested for $\mathrm{C}_{\mathrm{C} 1}$ and $\mathrm{C}_{\mathrm{C} 2}$, the closest $\pm 10 \%$ capacitor value below the suggestion for $\mathrm{C}_{\mathrm{C} 3}$, and the closest $\pm 1 \%$ resistor values below the suggestions for $\mathrm{R}_{\mathrm{C} 1}, \mathrm{R}_{\mathrm{C} 2}$. Note that if the suggested value for $\mathrm{R}_{\mathrm{C} 2}$ is less than $100 \Omega$, it should be replaced by a short circuit. Following this guideline, the compensation components will be:
$\mathrm{C}_{\mathrm{C} 1}=27 \mathrm{pF} \pm 10 \%, \mathrm{C}_{\mathrm{C} 2}=820 \mathrm{pF} \pm 10 \%$
$\mathrm{C}_{\mathrm{C} 3}=2.7 \mathrm{nF} \pm 10 \%, \mathrm{R}_{\mathrm{C} 1}=39.2 \mathrm{k} \Omega \pm 1 \%$
$\mathrm{R}_{\mathrm{C} 2}=2.55 \mathrm{k} \Omega \pm 1 \%$
The transfer function of the compensation block can be derived by considering the compensation components as impedance blocks $Z_{F}$ and $Z_{I}$ around an inverting op-amp:

$$
\begin{align*}
& G_{E A-A C T U A L}=\frac{Z_{F}}{Z_{l}}  \tag{30}\\
& \mathrm{Z}_{\mathrm{F}}=\frac{\frac{1}{\mathrm{sC}_{\mathrm{C} 1}} \times\left(10,000+\frac{1}{\mathrm{sC}_{\mathrm{C} 2}}\right)}{10,000+\frac{1}{\mathrm{sC} \mathrm{C}_{\mathrm{C} 1}}+\frac{1}{\mathrm{sC}_{\mathrm{C} 2}}}  \tag{31}\\
& \mathrm{Z}_{1}=\frac{\mathrm{R}_{\mathrm{C} 1}\left(\mathrm{R}_{\mathrm{C} 2}+\frac{1}{\mathrm{sC}_{\mathrm{C} 3}}\right)}{\mathrm{R}_{\mathrm{C} 1}+\mathrm{R}_{\mathrm{C} 2}+\frac{1}{\mathrm{sC}} \mathrm{C}_{\mathrm{C} 3}} \tag{32}
\end{align*}
$$

As with the generic equation, $G_{E A-A C T U A L}$ must be modified to take into account the limited bandwidth of the error amplifier. The result is:

$$
\begin{equation*}
H_{E A}=\frac{G_{E A-A C T U A L} \times O P G}{1+G_{E A-A C T U A L}+O P G} \tag{33}
\end{equation*}
$$

The total control loop transfer function H is equal to the power stage transfer function multiplied by the error amplifier transfer function.

$$
\begin{equation*}
H=G_{P S} \times H_{E A} \tag{34}
\end{equation*}
$$

The bandwidth and phase margin can be read graphically from Bode plots of $\mathrm{H}_{\text {EA }}$ as shown in Figure 30 .



Figure 30. Overall Loop Gain and Phase
The bandwidth of this example circuit is 59 kHz , with a phase margin of $60^{\circ}$.

## EFFICIENCY CALCULATIONS

The following is a sample calculation.
A reasonable estimation of the efficiency of a switching buck controller can be obtained by adding together the Output Power ( $\mathrm{P}_{\text {out }}$ ) loss and the Total Power ( $\mathrm{P}_{\text {TOtal }}$ ) loss:

$$
\begin{equation*}
\eta=\frac{\text { Pout }}{\text { Pout }+ \text { Ptotal }^{\text {to }}} \times 100 \% \tag{35}
\end{equation*}
$$

The Output Power ( $\mathrm{P}_{\text {out }}$ ) for the Typical Application Circuit design is $(1.2 \mathrm{~V} \times 4 \mathrm{~A})=4.8 \mathrm{~W}$. The Total Power ( $\mathrm{P}_{\text {TOtal }}$ ), with an efficiency calculation to complement the design, is shown below.
The majority of the power losses are due to the low side and high side MOSFET's losses. The losses in any MOSFET are group of switching ( $\mathrm{P}_{\mathrm{Sw}}$ ) and conduction losses ( $\mathrm{P}_{\mathrm{CND}}$ ).

$$
\begin{align*}
& \mathrm{P}_{\text {FET }}=\mathrm{P}_{\mathrm{SW}}+\mathrm{P}_{\mathrm{CND}}=61.38 \mathrm{~mW}+270.42 \mathrm{~mW} \\
& \mathrm{P}_{\text {FET }}=331.8 \mathrm{~mW} \tag{36}
\end{align*}
$$

## FET Switching Loss ( $\mathrm{P}_{\text {sw }}$ )

$\mathrm{P}_{\mathrm{Sw}}=\mathrm{P}_{\mathrm{Sw}(\mathrm{ON})}+\mathrm{P}_{\mathrm{SW}(\text { OFF })}$
$\mathrm{P}_{\text {SW }}=0.5 \times \mathrm{V}_{\text {IN }} \times \mathrm{I}_{\text {OUT }} \times\left(\mathrm{t}_{\mathrm{t}}+\mathrm{t}_{\mathrm{f}}\right) \times \mathrm{f}_{\text {sw }}$
$\mathrm{P}_{\mathrm{sw}}=0.5 \times 3.3 \mathrm{~V} \times 4 \mathrm{~A} \times 300 \mathrm{kHz} \times 31 \mathrm{~ns}$
$\mathrm{P}_{\mathrm{sw}}=61.38 \mathrm{~mW}$
The FDS6898A has a typical turn-on rise time $t_{r}$ and turn-off fall time $t_{f}$ of 15 ns and 16 ns , respectively. The switching losses for this type of dual N-Channel MOSFETs are 0.061W.

## FET Conduction Loss ( $\mathrm{P}_{\mathrm{CND}}$ )

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{CND}}=\mathrm{P}_{\mathrm{CND} 1}+\mathrm{P}_{\mathrm{CND} 2} \\
& \mathrm{P}_{\mathrm{CND} 1}=\mathrm{I}^{2} \text { OUTT } \times \mathrm{R}_{\mathrm{DS}(O N)} \times k \times \mathrm{D} \\
& \mathrm{P}_{\mathrm{CND} 2}=\mathrm{I}^{2} \text { OUT } \times \mathrm{R}_{\mathrm{DS}(\text { ON })} \times k \times(1-\mathrm{D})
\end{aligned}
$$

$R_{D S(O N)}=13 \mathrm{~m} \Omega$ and the factor is a constant value ( $k=1.3$ ) to account for the increasing $R_{D S(O N)}$ of a FET due to heating.

$$
\begin{align*}
& \mathrm{P}_{\mathrm{CND} 1}=(4 \mathrm{~A})^{2} \times 13 \mathrm{~m} \Omega \times 1.3 \times 0.364 \\
& \mathrm{P}_{\mathrm{CND} 2}=(4 \mathrm{~A})^{2} \times 13 \mathrm{~m} \Omega \times 1.3 \times(1-0.364) \\
& \mathrm{P}_{\mathrm{CND}}=98.42 \mathrm{~mW}+172 \mathrm{~mW}=270.42 \mathrm{~mW} \tag{38}
\end{align*}
$$

There are few additional losses that are taken into account:
IC Operating Loss ( $\mathrm{P}_{\mathrm{IC}}$ )
$P_{I C}=I_{Q \quad v c c} \times V_{C C}$
where

- $\mathrm{I}_{\mathrm{Q} \text {-VCC }}$ is the typical operating $\mathrm{V}_{\mathrm{CC}}$ current
$P_{\text {IC }}=1.7 \mathrm{~mA} \times 3.3 \mathrm{~V}=5.61 \mathrm{~mW}$
FET Gate Charging Loss ( $\mathrm{P}_{\mathrm{GATE}}$ )
$P_{\text {GATE }}=n \times V_{\text {CC }} \times Q_{G S} \times f_{\text {SW }}$
$\mathrm{P}_{\text {GATE }}=2 \times 3.3 \mathrm{~V} \times 3 \mathrm{nC} \times 300 \mathrm{kHz}$
$\mathrm{P}_{\text {Gate }}=5.94 \mathrm{~mW}$
The value n is the total number of FETs used and $\mathrm{Q}_{\mathrm{GS}}$ is the typical gate-source charge value, which is 3 nC . For the FDS6898A the gate charging loss is 5.94 mW .

Input Capacitor Loss ( $\mathrm{P}_{\mathrm{CAP}}$ )

$$
P_{C A P}=\frac{\left(I_{\text {RMS_RIP }}\right)^{2} \times E S R}{n^{2}}
$$

where

$$
\begin{equation*}
\text { . } \quad I_{\text {RMS_RIP }}=I_{\text {OUT }} x \sqrt{D(1-D)} \tag{41}
\end{equation*}
$$

Here n is the number of paralleled capacitors, $E S R$ is the equivalent series resistance of each, and $\mathrm{P}_{\text {CAP }}$ is the dissipation in each. So for example if we use only one input capacitor of $24 \mathrm{~m} \Omega$.

$$
\begin{align*}
& \mathrm{P}_{\mathrm{CAP}}=\frac{(1.924 \mathrm{~A})^{2} \times 24 \mathrm{~m} \Omega}{1^{2}} \\
& \mathrm{P}_{\mathrm{CAP}}=88.8 \mathrm{~mW} \tag{42}
\end{align*}
$$

## Output Inductor Loss ( $\mathrm{P}_{\mathrm{IND}}$ )

$P_{\text {IND }}=I_{\text {OUT }}^{2} \times$ DCR
where

- DCR is the DC resistance

Therefore, for example
$P_{\text {IND }}=(4 A)^{2} \times 11 \mathrm{~m} \Omega$
$P_{\text {IND }}=176 \mathrm{~mW}$
Total System Efficiency

$$
\begin{align*}
& P_{\text {TOTAL }}=P_{\text {FET }}+P_{I C}+P_{G A T E}+P_{C A P}+P_{\text {IND }}  \tag{44}\\
& \eta=\frac{P_{\text {OUT }}}{P_{\text {OUT }}+P_{\text {TOTAL }}} \times 100 \%  \tag{45}\\
& V_{\text {OUT }}=V_{F B} \times \frac{\left(R_{F B 1}+R_{F B 2}\right)}{R_{F B 1}} \tag{46}
\end{align*}
$$



## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking $(4 / 5)$ | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LM10520MH/NOPB | NRND | HTSSOP | PWP | 28 | 48 | Green (RoHS $\&$ no $\mathrm{Sb} / \mathrm{Br}$ ) | Call TI | Level-3-260C-168 HR | -40 to 125 | LM10520 |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annul basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Tl's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.
Tl's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate Tl products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.
Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such Tl Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify Tl and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

