

## INTEGRATED LDO WITH SWITCHOVER CIRCUIT FOR NOTEBOOK COMPUTERS

#### FEATURES

- Wide Input Voltage Range: 4.5 V to 28 V
- 5-V/3.3-V, 100-mA, LDO Output
- Glitch Free Switch Over Circuit
- Always-On 3.3-V, 5-mA LDO Output for RTC
- 250 kHz Clock Output for Charge Pump
- Thermal Shutdown (Non-latch)
- 10Ld QFN (DRC) Package


#### **APPLICATIONS**

- Notebook Computers
- Mobile Digital Consumer Products

#### **TYPICAL APPLICATION CIRCUIT**

### DESCRIPTION

The TPS51103 integrates three LDOs. The 5-V and 3.3-V LDOs are both rated at 100 mA and also include a glitch-free switch-over feature allowing for optimized battery life. An additional 3.3-V LDO is designed to provide an *always on* power output for the real time clock (RTC). The TPS51103 integrates a clock output to use with an external charge pump. The TPS51103 offers an innovative solution for optimizing the complex and multiple power rails typically found in a Notebook Computer. The TPS51103 is available in the 10-pin QFN package and is specified from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

A

### TPS51103

SLUS808-JUNE 2008



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	PART NUMBER	TAPE & REEL QUANTITY	ECO-PLAN
40°C to 95°C	Plastic DRC <sup>(1)</sup>	TPS51103DRCT	250	Green (RoHS and No
–40°C to 85°C		TPS51103DRCR	3000	Sb/Br)

(1) For the most current package and ordering information, seet he *Package Option Addendum* at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
	VIN	-0.3 to 30	
Input voltage range <sup>(2)</sup>	EN3, EN5, V3IN	–0.3 to 6	
	V5IN	–0.3 to 6	V
	V5IN , (V <sub>VIN</sub> < 5.7 V)	–0.3 to V <sub>VIN</sub> + 0.3	
Output voltage range <sup>(2)</sup>	VRTC3, VCLK, VREG3, VREG5	–0.3 to 6	
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>st</sub>		–55 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

#### **DISSIPATION RATINGS**<sup>(1)</sup>

PACKAGE	POWER RATING	DERATING FACTOR	T <sub>A</sub> = 85°C
	BELOW AND AT T <sub>A</sub> = 25°C	ABOVE T <sub>A</sub> = 25°C	POWER RATING
10-pin DRC	1.256 W	12.6 mW/°C	0.502 W

(1)  $\theta_{JA}$  (junction to air) for high-K board in still air environment is 80°C/W.

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP MAX	UNIT
	VIN	4.5	28	
Input voltage range	EN5, EN3, V3IN	-0.1	5.5	
	V5IN	-0.1	5.5	V
	V5IN, (V <sub>VIN</sub> < 5.5 V)	-0.1	V <sub>VIN</sub>	
Output voltage range	VCLK, VRTC3, VREG3, VREG5	-0.1	5.5	
Operating free-air temperation	ture, T <sub>A</sub>	-40	85	°C



SLUS808-JUNE 2008

# ELECTRICAL CHARACTERISTICS

over recommended free-air temperature range,  $V_{VIN}$ =12 V, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI		
SUPPLY C	URRENT							
I <sub>VIN</sub>	VIN supply current	$I_{VIN}$ current, $T_A$ = 25°C, No Load, $V_{EN3}$ =V_{EN5}=5 V, $V_{V5IN}$ = $V_{V3IN}$ = 0 V		35	50	μA		
I <sub>VINSTBY</sub>	VIN standby current	$I_{VIN}$ current, $T_A$ = 25°C, No Load, $V_{EN3}$ =V_{EN5}= 0 V, $V_{V5IN}$ = $V_{V3IN}$ = 0 V		7	20	μA		
VRTC3 OU	ITPUT							
		$I_{VRTC3} = 1 \text{ mA}, T_A = 25^{\circ}\text{C}$	3.27	3.32	3.37			
V <sub>VRTC3</sub>	VRTC3 output voltage	0 A < I <sub>VRTC3</sub> < 5 mA, 5.5 V < V <sub>VIN</sub> < 28 V	3.17		3.43	V		
		$0 \text{ A} < \text{I}_{\text{VRTC3}} < 5 \text{ mA}, 4.5 \text{ V} < \text{V}_{\text{VIN}} \le 5.5 \text{ V}$	3.15		3.43			
I <sub>VRTC3</sub>	VRTC3 output current	V <sub>VRTC3</sub> = 2 V	5	10	15	mA		
VREG5 OL	JTPUT							
		$V_{V5IN} = 0 V, I_{VREG5} = 1 mA, T_A = 25^{\circ}C$	4.95	5.05	5.15			
V <sub>VREG5</sub>	VREG5 output voltage	$V_{V5IN} = 0 \text{ V}, 10 \ \mu\text{A} < I_{VREG5} < 100 \text{ mA}, 6.5V < V_{VIN} < 28 \text{ V}$	4.80		5.20	V		
		$V_{V5IN} = 0 \text{ V}, 0 \text{ A} \le I_{VREG5} < 50 \text{ mA}, 5.5 \text{V} < V_{VIN} < 28 \text{V}$	4.75		5.25			
V <sub>VREG5DO</sub>	VREG5 drop out voltage	$V_{V5IN} = 0 \text{ V}, \text{ I}_{VREG5} = 50 \text{ mA}, \text{ V}_{VREG5} = 4.5 \text{ V}$		400	750	mV		
I <sub>VREG5</sub>	VREG5 output current	100	160	250	mA			
	Outlink and the sheld	Turns on	4.45	4.65	4.80	V		
V <sub>TH5VSW</sub>	Switch ovethreshold	Hysteresis	25	50	75	mV		
R <sub>5VSW</sub>	5V SW R <sub>DS(on)</sub>	V <sub>V5IN</sub> = 5 V, I <sub>VREG5</sub> = 100 mA		1		Ω		
Td <sub>5</sub>	Delay for 5V SW	Turns on		1		ms		
VREG3 OL	JTPUT	1						
	VREG3 output voltage	$V_{V3IN}$ =0 V, $I_{VREG3}$ = 1 mA, $T_A$ = 25°C	3.23	3.33	3.37			
V <sub>VREG3</sub>		$V_{V3IN}$ =0 V, 10 $\mu A$ < $I_{VREG3}$ < 100 mA, 6.5 V < $V_{VIN}$ < 28 V	3.17		3.43	V		
		$V_{V3IN}$ = 0V, 0A < $I_{VREG3}$ < 50 mA, 5.5 V < $V_{VIN}$ < 28 V	3.14		3.47			
		$V_{V3IN}$ = 0V, 0A < $I_{VREG3}$ < 50 mA, 4.5 V < $V_{VIN}$ $\leq$ 5.5 V	3.00		3.47			
I <sub>VREG3</sub>	VREG3 output current	$V_{V3IN}$ = 0V, $V_{VREG3}$ = 3 V	100	150	250	mA		
V	Switchover threshold	Turns on	2.95	3.07	3.17	V		
V <sub>TH3VSW</sub>	Switchover tilleshold	Hysteresis	20	35	50	mV		
R <sub>3VSW</sub>	3V SW R <sub>DS(on)</sub>	V <sub>V3IN</sub> = 3.3 V, I <sub>VREG5</sub> = 100 mA		1.5		Ω		
Td <sub>3</sub>	Delay for 3V SW	Turns on		1		ms		
LOGIC TH	RESHOLD							
	EN3, EN5 threshold	Enable		1.05	2.0	V		
V <sub>THEN</sub>	EINO, EINO UITESNOIO	Shutdown	0.3	0.7		v		
I <sub>EN3,5</sub>	EN3, EN5 pulldown current	V <sub>EN3</sub> = 3 V, V <sub>EN5</sub> = 3 V	0.5	1.5	3.0	μA		
VCLK OUT	PUT				1			
f <sub>VCLK</sub>	Clock frequency	$T_A = 25^{\circ}C$	200	250	320	kHz		
		V5IN to VCLK, I <sub>VCLK</sub> = 10 mA		6	15	~		
R <sub>VCLK</sub>	Driver impedance	VCLK to GND, I <sub>VCLK</sub> = 10 mA		4	15	Ω		
\ <i>\</i>		VCLK on	1.5	2.0	2.5			
V <sub>THV5IN</sub>	V5IN threshold	Hysteresis		0.3		V		
THERMAL	SHUTDOWN		ı		I			
		Shutdown temperature <sup>(1)</sup> 150						
TSDN	Thermal SDN threshold	Hysteresis <sup>(1)</sup>		20		°C		


(1) Ensured by design. Not production tested.

SLUS808-JUNE 2008



www.ti.com

#### DRC PACKAGE (Top View)



#### TERMINAL FUNCTIONS


TERMINAL		1/0	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
EN3	5	I	3.3-V LDO enable input.					
EN5	4	I	5-V LDO enable input.					
GND	2	-	Ground.					
V3IN	6	I	<ul><li>3.3-V switchover power supply input.</li><li>Switchover occurs 1 ms after this input voltage reaches the threshold voltage.</li></ul>					
V5IN	10	I	5-V switchover power supply input. Switchover occurs 1 ms after this input voltage reaches to threshold voltage.					
VCLK	1	0	50% duty 250-kHz clock output for charge pump power supply.					
VIN	8	I	Power supply input for LDOs.					
VREG3	7	0	3.3-V 100 mA LDO output.					
VREG5	9	0	5-V 100 mA LDO output.					
VRTC3	3	0	3.3-V 5 mA always on LDO output for RTC.					



## TPS51103

SLUS808-JUNE 2008





## TPS51103

SLUS808-JUNE 2008



www.ti.com




Figure 1. Power Sequencing

#### DETAILED DESCRIPTION

#### **GENERAL DESCRIPTION**

The TPS51103 integrates three LDOs. The VREG5 and VREG3 can each deliver 100 mA of current. The device includes glitch free switch-over circuits which turn off VREG5 and VREG3 LDOs and switch VREG5 and VREG3 to V5IN and V3IN external power inputs respectively when the external high efficiency 5V and 3.3V power rails are available. It improves overall system efficiency and therefore extends battery life. An additional 5-mA VRTC3 LDO is designed to provide an *always on* feature for the real time clock (RTC). A 5-V clock with 50% duty cycle runs at 250 kHz. It can be used as a simple external charge pump driver to generate a 10-V or 15-V low-current voltage rail (see Figure 2). In the notebook application, the 10 V or 15 V created by this circuit could be used to drive an N-channel MOSFET instead of the traditional P-channel MOSFET load switch. The TPS51103 boosts performance and reduce the cost of load switch.



#### VREG5

When EN5 is asserted high, VREG5 supplies 5 V through an LDO from V<sub>IN</sub>. Its maximum sourcing current is 100 mA. If EN5 is high and the V5IN voltage becomes higher than 4.65 V, then the VREG5 output is switched over to the V5IN input after a 1-ms delay. In the switched over condition, the LDO is turned off and VREG5 is connected to V5IN through the 1.0- $\Omega$  R<sub>DS(on)</sub> MOSFET switch. When the V5IN voltage becomes lower than 4.6 V, this MOSFET turns off and 5-V LDO is turned back on immediately. A bypass ceramic capacitor is required to stabilize LDO. The recommended value is between 10  $\mu$ F and 22  $\mu$ F. Place the bypass capacitor close to the VREG5 pin. When EN5 is asserted low, both the 5-V LDO and switchover circuit are turned off.

#### VREG3

When EN3 is asserted high, VREG3 supplies 3.3 V through an LDO from VIN. Its maximum sourcing current is 100 mA. If EN3 is high and the V3IN voltage becomes higher than 3.07 V, then the VREG3 output is switched over to the V3IN input after a 1-ms delay. In the switched over condition, LDO is turned off and VREG3 is connected to V3IN through the 1.5- $\Omega$  R<sub>DS(on)</sub> MOSFET switch. When the V3IN voltage becomes lower than 3.03 V, this MOSFET turns off and the 3.3-V LDO is turned back on immediately. A bypass ceramic capacitor is needed to stabilize LDO, recommended value is between 10 µF and 22 µF. Place the bypass capacitor close to the VREG3 pin. When EN3 is asserted low, both the 3.3-V LDO and the switchover circuit are turned off.

#### VRTC3

This 3.3-V low-current auxiliary power source is typically used for the system's RTC bias voltage. It is powered on after VIN is applied. A ceramic capacitor with a value between 1  $\mu$ F and 2.2  $\mu$ F placed close to the VRTC3 pin is needed to stabilize the LDO.

#### VCLK OUTPUT

When the V5IN voltage becomes higher than 2.0 V, the internal 250-kHz clock turns on and the VCLK pin outputs a 50% duty-cycle clock signal. The voltage swing of VCLK is equal to the GND to V5IN voltage

#### THERMAL SHUTDOWN

When the device temperature exceeds the internal threshold value (typically 150C) the TPS51103 shuts off the VREG3, VREG5 and VCLK outputs. This is a non-latch protection.

#### THERMAL DESIGN

The thermal performance greatly depends on the printed circuit board (PCB) layout. The TPS51103 is housed in a thermally-enhanced PowerPAD<sup>™</sup> package that has an exposed die pad underneath the body. For improved thermal performance, this die pad must be attached to ground via thermal land on the PCB. This ground trace acts as a heatsink and a heat spreader. For further information regarding the PowerPAD<sup>™</sup> package and the recommended board layout, refer to the PowerPAD<sup>™</sup> package application note (SLMA002). This document is available at www.ti.com.

#### LAYOUT GUIDELINES

Consider the following points before starting the TPS51103 layout design.


- The input bypass capacitor for VIN should be placed as close as possible to the pin with short and wide connection.
- The output capacitors for VREG5, VREG3 and VRTC3 should be placed close to the pins with short and wide connections.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the package thermal pad. Wide copper traces connected to the thermal land help to dissipate heat. Numerous 0.33 mm diameter vias are connected from the thermal land to the internal and/or solder-side system ground plane(s) can also be used to help dissipation.
- The GND pin, output capacitors for VREG5, VREG3 and VRTC3 should be connected to the internal and/or solder-side system ground plane(s) with multiple vias. Use as many vias as possible to reduce the impedance between them and the system ground plane.

Texas Instruments

www.ti.com

SLUS808-JUNE 2008

#### **APPLICATION INFORMATION**








### **TPS51103**

SLUS808-JUNE 2008

www.ti.com


#### **TYPICAL CHARACTERISTICS**





SLUS808-JUNE 2008







SLUS808-JUNE 2008

### **TYPICAL CHARACTERISTICS (continued)**




Figure 11.


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51103DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51103DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

1-Oct-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51103DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS51103DRCT	VSON	DRC	10	250	210.0	185.0	35.0

## **MECHANICAL DATA**



- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
- and dimensions, if present



### DRC (S-PVSON-N10)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206987-2/P 04/16

DRC (S-PVSON-N10) PLASTIC SMALL OUTLINE NO-LEAD Example Stencil Design **Example Board Layout** (Note E) Note D -🗕 8x0,5 8x0,5 4x1 38 4x0,26 4X 2x0,22 0.5 3,8 2,1 1,65 2,15 3,75 2x0,22 0,25 4x1,05 4x0,68 10x0,8 -10x0,23 2,40 72% solder coverage on center pad Exposed Pad Geometry Non Solder Mask Defined Pad 5xø0,3 Solder Mask Opening 4x0,28 R0,14 0,08 (Note F) 0.5 0,5 1,0 Pad Geometry 0,85 0.28 (Note C) 0,07 -All around 4x 0.75 0,7 1.5

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated