Not Recommended for New Designs



LMV932 DUAL, LMV934 QUAD LMV931 SINGLE

www.ti.com

SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

1.8-V OPERATIONAL AMPLIFIERS WITH RAIL-TO-RAIL INPUT AND OUTPUT

Check for Samples: LMV932 DUAL, LMV934 QUAD, LMV931 SINGLE


FEATURES


- 1.8-V, 2.7-V, and 5-V Specifications
- Rail-to-Rail Output Swing
 - 600- Ω Load . . . 80 mV From Rail
 - $2-k\Omega$ Load . . . 30 mV From Rail
- V_{ICR} . . . 200 mV Beyond Rails
- Gain Bandwidth . . . 1.4 MHz
- Supply Current . . . 100 µA/Amplifier
- Max V_{IO} . . . 4 mV
- Space-Saving Packages
 - LMV931: SOT-23 and SC-70
 - LMV932: MSOP and SOIC
 - LMV934: SOIC and TSSOP

APPLICATIONS


- Industrial (Utility/Energy Metering)
- Automotive
- Communications (Optical Telecom, Data/Voice Cable Modems)
- Consumer Electronics (PDAs, PCs, CDR/W, Portable Audio)
- Supply-Current Monitoring
- Battery Monitoring

DESCRIPTION/ORDERING INFORMATION





LMV932...D (SOIC) OR DGK (VSSOP/MSOP) PACKAGE (TOP VIEW)



LMV934...D (SOIC) OR PW (TSSOP) PACKAGE (TOP VIEW)

	•	,	
1OUT 1IN- 1IN+ V _{CC+} 2IN+	2 3	13 12] 4OUT] 4IN–] 4IN+] V _{CC–}] 3IN+
2IN-	6	9] 3IN-
20UT	1 ′	8] 30UT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com

		ORD	ERING INFOR	RMATION	
T _A		PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
		SOT-23 – DBV	Reel of 3000	LMV931IDBVR	RBB_
	Cinala	501-23 - DBV	Reel of 250	LMV931IDBVT	PREVIEW
	Single	SC-70 – DCK	Reel of 3000	LMV931IDCKR	RB_
		3C-70 - DCK	Reel of 250	LMV931IDCKT	PREVIEW
			Reel of 2500	LMV932IDGKR	RD_
40%C to 405%C	Dual	MSOP/VSSOP – DGK	Reel of 250	LMV932IDGKT	PREVIEW
–40°C to 125°C	Dual		Tube of 75	LMV932ID	M//0221
		SOIC – D	Reel of 2500	LMV932IDR	MV932I
		SOIC – D	Tube of 50	LMV934ID	1 MV(02.41
	Qued	30IC - D	Reel of 2500	LMV934IDR	LMV934I
	Quad		Tube of 90	LMV934IPW	MV/0241
		TSSOP – PW	Reel of 2000	LMV934IPWR	MV934I

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DBV/DCK/DGK: The actual top-side marking has one additional character that designates the assembly/test site.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The LMV93x devices are low-voltage low-power operational amplifiers that are well suited for today's low-voltage and/or portable applications. Specified for operation of 1.8 V to 5 V, they can be used in portable applications that are powered from a single-cell Li-ion or two-cell batteries. They have rail-to-rail input and output capability for maximum signal swings in low-voltage applications. The LMV93x input common-mode voltage extends 200 mV beyond the rails for increased flexibility. The output can swing rail-to-rail unloaded and typically can reach 80 mV from the rails, while driving a $600-\Omega$ load (at 1.8-V operation).


During 1.8-V operation, the devices typically consume a quiescent current of 103 μ A per channel, and yet they are able to achieve excellent electrical specifications, such as 101-dB open-loop DC gain and 1.4-MHz gain bandwidth. Furthermore, the amplifiers offer good output drive characteristics, with the ability to drive a 600- Ω load and 1000-pF capacitance with minimal ringing.

The LMV93x devices are offered in the latest packaging technology to meet the most demanding spaceconstraint applications. The LMV931 is offered in standard SOT-23 and SC-70 packages. The LMV932 is available in the traditional MSOP and SOIC packages. The LMV934 is available in the traditional SOIC and TSSOP packages.

The LMV93x devices are characterized for operation from –40°C to 125°C, making the part universally suited for commercial, industrial, and automotive applications.



SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006



LMV932 DUAL, LMV934 QUAD *Not Recommended for New Designs* LMV931 SINGLE



SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com

Absolute Maximum Ratings⁽¹⁾

over free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
$V_{CC+} - V_{CC-}$	Supply voltage ⁽²⁾			5.5	V	
V _{ID}	Differential input voltage ⁽³⁾		Supply ve	oltage		
VI	Input voltage range, either input		V _{CC-} – 0.2	V _{CC+} + 0.2	V	
	Duration of output short circuit (one ampl	ifier) to $V_{CC\pm}$ ⁽⁴⁾ ⁽⁵⁾	Unlimi	Unlimited		
		D package (8 pin)		97		
		D package (14 pin)		86		
0		DBV package		206	°C/W	
θ_{JA}	Package thermal impedance ⁽⁵⁾ (6)	DCK package		252		
		DGK package		172		
		PW package		113		
TJ	Operating virtual junction temperature			150	°C	
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND. (3) Differential voltages are at IN+ with respect to IN-.

(4) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.

(5) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

(6) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage ($V_{CC+} - V_{CC-}$)	1.8	5	V
T _A	Operating free-air temperature	-40	125	°C

ESD Protection

	TYP	UNIT
Human-Body Model	2000	V
Machine Model	200	V



SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

Electrical Characteristics

	PARAMETE	R	TEST COND	ITIONS	T _A	MIN	ТҮР	MAX	UNIT		
					25°C		1	4			
			LMV931 (single)		Full range			6	.,		
V _{IO}	Input offset v	oltage			25°C		1	5.5	mV		
			LMV932 (dual), LMV93	34 (quad)	Full range			7.5			
$\alpha_{V_{IO}}$	Average tem coefficient of offset voltage	input			25°C		5.5		μV/°C		
			$V_{IC} = V_{CC+} - 0.8 V$		25°C		15	35			
IB	Input bias cu	rrent			25°C			65	nA		
					Full range			75			
					25°C		13	25			
ю	Input offset c	urrent			Full range			40	nA		
	Cupply ourro				25°C		103	185	μA		
сс	Supply currer (per channel)				Full range		100	205			
					25°C	60	78	203			
			0 ≤ V _{IC} ≤ 0.6 V, 1.4 V :	$\leq V_{1C} \leq 1.8 V$	-40°C to	00	10				
CMRR	Common-mo			- 10 - 1.0 1	85°C	55			dB		
	rejection ratio)	$0.2 \le V_{\rm IC} \le 0.6 \text{ V}, 1.4 \text{ V}$	$V \le V_{\rm IC} \le 1.6 \ {\rm V}$	–40°C to 125°C	55					
			$-0.2 \le V_{IC} \le 0 \text{ V}, 1.8 \text{ V}$	$V \le V_{IC} \le 2 V$	25°C	50	72				
·	Supply-voltag		1.8 V ≤ V _{CC+} ≤ 5 V, V _{IC}	0 5 V	25°C	75	100		dB		
SVR	rejection ratio)	$1.0 V = V_{CC+} = 5 V, V_{IC}$	C = 0.3 V	Full range	70			uВ		
	Common-mode input voltage range			25°C	V _{CC-} - 0.2	-0.2 to 2.1	$V_{CC+} + 0.2$				
V _{ICR}			CMRR ≥ 50 dB	CMRR ≥ 50 dB				V _{CC+}	V		
					-40°C to 125°C	V _{CC-} + 0.2		V _{CC+} - 0.2			
						R _L = 600 Ω	25°C	77	101		
				to 0.9 V	Full range	73					
		LMV931		$R_{\rm L} = 2 \ k\Omega$	25°C	80	105				
	Large-signal		$V_{O} = 0.2 \text{ V to } 1.6 \text{ V},$	$K_L = 2 K\Omega^2$ to 0.9 V	Full range	75					
٩ _V	voltage gain		$V_0 = 0.2 \text{ v to 1.6 v},$ $V_{IC} = 0.5 \text{ V}$	P = 600 O	25°C	75	90		dB		
		LMV932,		R _L = 600 Ω to 0.9 V	Full range	73	00				
		LMV932, LMV934			25°C	72	100				
				$R_L = 2 k\Omega$ to 0.9 V	Full range	76					
		I			25°C	1.65	1.72				
			$R_1 = 600 \Omega$ to 0.9 V,	High level	Full range	1.63					
			$R_L = 600 \Omega 10 0.9 V,$ $V_{ID} = \pm 100 mV$		25°C	1.00	0.077	0.105			
				Low level	Full range		5.011	0.100			
V _O	Output swing				25°C	1.75	1.77	0.120	V		
			$R_1 = 2 k\Omega \text{ to } 0.9 \text{ V},$	High level	Full range	1.74	1.77				
			$R_L = 2 k\Omega \text{ to } 0.9 \text{ V},$ $V_{\text{ID}} = \pm 100 \text{ mV}$		25°C		0.024	0.035			
				Low level	Full range		0.024	0.033			
			<u> </u>		25°C	4	8	0.040			
	Outrout all and	oirou :!#	$V_O = 0 V,$ $V_{ID} = 100 mV$	Sourcing	Full range	3.3	0				
os	Output short- current	circuit			25°C	7	9		mA		
			$V_{O} = 1.8 V,$ $V_{ID} = -100 mV$ Sinking	Full range	5	9		-			
	Gain bandwidth			Ŭ	5						
GBW	product				25°C		1.4		MHz		

Copyright © 2004–2006, Texas Instruments Incorporated

LMV932 DUAL, LMV934 QUAD *Not Recommended for New Designs* LMV931 SINGLE



SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com

Electrical Characteristics (continued)

 $V_{CC+}=1.8~V,~V_{CC-}=0~V,~V_{IC}=V_{CC+}/2,~V_{O}=V_{CC+}/2,~and~R_{L}>1~M\Omega~(unless~otherwise~noted)$

007	- , ,		(,			
	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
SR	Slew rate ⁽¹⁾		25°C		0.35		V/µS
Φ _m	Phase margin		25°C		67		0
	Gain margin		25°C		7		dB
V _n	Equivalent input noise voltage	$f = 1 \text{ kHz}, V_{\text{IC}} = 0.5 \text{ V}$	25°C		60		nV/√ Hz
I _n	Equivalent input noise current	f = 1 kHz	25°C		0.06		pA/√ Hz
THD	Total harmonic distortion	$ f = 1 \text{ kHz}, \text{A}_{\text{V}} = 1, \text{R}_{\text{L}} = 600 \Omega, \\ \text{V}_{\text{ID}} = 1 \text{V}_{\text{P-P}} $	25°C		0.023		%
	Amplifier-to-amplifier isolation ⁽²⁾		25°C		123		dB

(1) Number specified is the slower of the positive and negative slew rates.

(2) Input referred, $V_{CC+} = 5 \text{ V}$ and $R_L = 100 \text{ k}\Omega$ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce $V_O = 3 \text{ V}_{p-p}$.



SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

Electrical Characteristics

	PARAMETER	2	TEST CONDI	TIONS	T _A	MIN	TYP	MAX	UNIT	
			LMV931 (single)		25°C		1	4		
V _{IO}	Input offset vo	ltage			Full range			6	mV	
V IO	input onset vo	nage	LMV932 (dual), LMV93	34 (quad)	25°C		1	5.5	111 V	
				of (quad)	Full range			7.5		
$\alpha_{V_{IO}}$	Average tempo coefficient of in offset voltage				25°C		5.5		µV/°C	
			$V_{IC} = V_{CC+} - 0.8 V$		25°C		15	35		
I _{IB}	Input bias curr	ent			25°C			65	nA	
					Full range			75		
	Input offset cu	rront			25°C		8	25	nA	
Ю	input onset cu	nem			Full range			40	ΠA	
(Supply current	t			25°C		105	190	μA	
сс	(per channel)				Full range			210	μΛ	
					25°C	60	81			
CMRR	Common-mod	e	0 ≤ V _{IC} ≤ 1.5 V, 2.3 V :	–40°C to 85°C	55			dB		
omitit	rejection ratio		$0.2 \le V_{\rm IC} \le 1.5 \rm V, 2.3 \rm V$		–40°C to 125°C	55			üÐ	
			$-0.2 \le V_{IC} \le 0 \text{ V}, 2.7 \text{ V}$	$V \le V_{IC} \le 2.9 V$	25°C	50	74			
SVR	Supply-voltage	e	1.8 V ≤ V _{CC+} ≤ 5 V, V _I	25°C	75	100		dB		
SVR	rejection ratio			,	Full range	70			42	
V _{ICR}				25°C	V _{CC-} - 0.2	-0.2 to 3	$V_{CC+} + 0.2$			
	Common-mod voltage range	e input	CMRR ≥ 50 dB		–40°C to 85°C	V _{CC} -		V _{CC+}	V	
		1			–40°C to 125°C	V _{CC-} + 0.2		$V_{CC+} - 0.2$		
				$R_L = 600 \ \Omega$	25°C	87	104			
		LMV931		to 1.35 V	Full range	86				
		20000		$R_L = 2 k\Omega$	25°C	92	110			
۹ _V	Large-signal		$V_{O} = 0.2 \text{ V to } 2.5 \text{ V}$	to 1.35 V	Full range	91			dB	
v	voltage gain		0	$R_L = 600 \Omega$	25°C	78	90		uБ	
		LMV932,		to 1.35 V	Full range	75				
		LMV934		$R_L = 2 k\Omega$	25°C	81	100			
				to 1.35 V	Full range	78				
				High level	25°C	2.55	2.62			
			$R_L = 600 \Omega$ to 1.35 V, V _{ID} = ±100 mV		Full range	2.53				
			VID - ±100 mV	Low level	25°C		0.083	0.11		
Vo	Output swing				Full range	0.05	0.075	0.13	V	
				High level	25°C	2.65	2.675			
			$R_L = 2 k\Omega$ to 1.35 V, $V_{ID} = \pm 100 mV$		Full range	2.64	0.005	0.04		
				Low level	25°C		0.025	0.04	I	
					Full range	00	20	0.045		
			$V_{O} = 0 V,$ $V_{ID} = 100 mV$	Sourcing	25°C	20 15	30			
os	Output short-c current	ircuit			Full range	15	05		mA	
	Surront		$V_{O} = 2.7 V,$ $V_{ID} = -100 mV$ Sinking	25°C	18	25		-		
			$I_{\rm ID} = -100 {\rm mv}$		Full range	12				

LMV932 DUAL, LMV934 QUAD *Not Recommended for New Designs* LMV931 SINGLE



SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com

Electrical Characteristics (continued)

 V_{CC+} = 2.7 V, V_{CC-} = 0 V, V_{IC} = $V_{CC+}/2$, V_O = $V_{CC+}/2$, and R_L > 1 M Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
SR	Slew rate ⁽¹⁾		25°C	0.4		V/µS
Φ _m	Phase margin		25°C	70		o
	Gain margin		25°C	7.5		dB
V _n	Equivalent input noise voltage	f = 1 kHz, V _{IC} = 0.5 V	25°C	57		nV/√Hz
I _n	Equivalent input noise current	f = 1 kHz	25°C	0.082		pA/√Hz
THD	Total harmonic distortion	$ f = 1 \text{ kHz}, \text{A}_{\text{V}} = 1, \text{R}_{\text{L}} = 600 \Omega, \\ \text{V}_{\text{ID}} = 1 \text{V}_{\text{p-p}} $	25°C	0.022		%
	Amplifier-to-amplifier isolation ⁽²⁾		25°C	123		dB

(1) Number specified is the slower of the positive and negative slew rates.

(2) Input referred, $V_{CC+} = 5 \text{ V}$ and $R_L = 100 \text{ k}\Omega$ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce $V_O = 3 \text{ V}_{p-p}$.



SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006

Electrical Characteristics

	PARAMETER	ł	TEST CONDI	TIONS	T _A	MIN	TYP	MAX	UNIT
			LMV931 (single)		25°C		1	4	
V	Input offset v	altago	LIVIV931 (Siligle)		Full range			6	mV
V _{IO}	input onset w	Jilage		24 (guad)	25°C		1	5.5	IIIV
			LMV932 (dual), LMV93	54 (quau)	Full range			7.5	
$\alpha_{V_{IO}}$	Average temp coefficient of offset voltage	input			25°C		5.5		µV/⁰C
			$V_{IC} = V_{CC+} - 0.8 V$		25°C		15	35	
I _{IB}	Input bias cu	rent			25°C			65	nA
					Full range			75	
	land affect a				25°C		9	25	
l _{IO}	Input offset c	urrent			Full range			40	nA
	Supply currer	nt			25°C		116	210	
I _{CC}	(per channel)				Full range			230	μA
					25°C	60	86		
	Common-mo	de	$0 \le V_{IC} \le 3.8 \text{ V}, 4.6 \text{ V}$	–40°C to 85°C	55				
CMRR	rejection ratio	1	$0.3 \le V_{\rm IC} \le 3.8 \text{ V}, 4.6 \text{ V}$	$V \le V_{\rm IC} \le 4.7 \ V$	–40°C to 125°C	55			dB
			$-0.2 \le V_{IC} \le 0 \text{ V}, 5 \text{ V} \le$	≤ V _{IC} ≤ 5.2 V	25°C	50	78		
	Supply-voltag	e		0.5.1/	25°C	75	100		٩D
k _{SVR}	rejection ratio		$1.8 \text{ V} \leq \text{V}_{\text{CC+}} \leq 5 \text{ V}, \text{V}_{10}$	_C = 0.5 V	Full range	70			dB
					25°C	V _{CC} 0.2	-0.2 to 5.3	V _{CC+} + 0.2	
V _{ICR}	Common-mov		CMRR ≥ 50 dB	-40°C to 85°C	V _{CC} -		V _{CC+}	V	
					–40°C to 125°C	V _{CC-} + 0.3		$V_{CC+} - 0.3$	
				$R_L = 600 \ \Omega$	25°C	88	102		
		LMV931		to 2.5 V	Full range	87			
		LIVIVUUU		$R_L = 2 k\Omega$	25°C	94	113		
A _V	Large-signal		$V_{O} = 0.2 \text{ V to } 4.8 \text{ V}$	to 2.5 V	Full range	93			dB
, v	voltage gain		V0 = 0.2 V to 4.0 V	$R_L = 600 \ \Omega$	25°C	81	90		uВ
		LMV932,		to 2.5 V	Full range	78			
		LMV934		$R_L = 2 k\Omega$	25°C	85	100		
				to 2.5 V	Full range	82			
				High level	25°C	4.855	4.89		
			$R_L = 600 \ \Omega$ to 2.5 V,	Thigh level	Full range	4.835			
			$V_{ID} = \pm 100 \text{ mV}$	Low level	25°C		0.12	0.16	
Vo	Output swing			Low level	Full range			0.18	V
۷V	Output swing			High level	25°C	4.945	4.967		v
			$R_L = 2 k\Omega$ to 2.5 V,	Tigrievei	Full range	4.935			
			$V_{ID} = \pm 100 \text{ mV}$	Low level	25°C		0.037	0.065	
					Full range			0.075	
			$V_{O} = 0 V,$	Sourcing	25°C	80	100		
	Output short-	circuit	$V_{ID} = 100 \text{ mV}$	Sourcing	Full range	68			mA
os	current		V _O = 5 V,	Sinking	25°C	58	65		
				Full range	45			1	
GBW	Gain bandwic	lth			25°C		1.5		MHz

LMV932 DUAL, LMV934 QUAD *Not Recommended for New Designs* LMV931 SINGLE



SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com

Electrical Characteristics (continued)


 V_{CC+} = 5 V, V_{CC-} = 0 V, V_{IC} = $V_{CC+}/2,$ V_{O} = $V_{CC+}/2,$ and R_L > 1 M Ω (unless otherwise noted)

00+	- ,	CC+ ,							
	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT		
SR	Slew rate ⁽¹⁾		25°C		0.42		V/µS		
Φ _m	Phase margin		25°C		71		0		
	Gain margin		25°C		8		dB		
V _n	Equivalent input noise voltage	f = 1 kHz, V _{IC} = 0.5 V	25°C		50		nV/√Hz		
I _n	Equivalent input noise current	f = 1 kHz	25°C		0.07		pA/√Hz		
THD	Total harmonic distortion	$ f = 1 \text{ kHz}, \text{A}_{\text{V}} = 1, \text{R}_{\text{L}} = 600 \Omega, \\ \text{V}_{\text{ID}} = 1 \text{V}_{\text{p-p}} $	25°C		0.022		%		
	Amplifier-to-amplifier isolation ⁽²⁾		25°C		123		dB		

(1) Number specified is the slower of the positive and negative slew rates. (2) Input referred, $V_{CC+} = 5 \text{ V}$ and $R_L = 100 \text{ k}\Omega$ connected to 2.5 V. Each amplifier is excited, in turn, with a 1-kHz signal to produce $V_{O} = 3 V_{p-p}$.




SLOS441G – AUGUST 2004 – REVISED FEBRUARY 2006





SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006


www.ti.com








SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006






SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com






SLOS441G-AUGUST 2004-REVISED FEBRUARY 2006






SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com






SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006





SLOS441G - AUGUST 2004 - REVISED FEBRUARY 2006

www.ti.com



$\label{eq:VCC+} \textbf{TYPICAL CHARACTERISTICS (continued)} \\ V_{CC+} = 5 \text{ V}, \text{ Single Supply, } T_A = 25^{\circ}\text{C} \text{ (unless otherwise specified)} \\ \textbf{OFFSET VOLTAGE} \\ \textbf{vs} \\ \end{array}$



25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMV931IDBVR	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	(RBBB ~ RBBC ~ RBBI)	
LMV931IDBVRE4	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125		
LMV931IDBVRG4	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125		
LMV931IDCKR	OBSOLETE	SC70	DCK	5		TBD	Call TI	Call TI	-40 to 125	(RBB ~ RBC ~ RBI)	
LMV931IDCKRE4	OBSOLETE	SC70	DCK	5		TBD	Call TI	Call TI	-40 to 125		
LMV931IDCKRG4	OBSOLETE	SC70	DCK	5		TBD	Call TI	Call TI	-40 to 125		
LMV932ID	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125	MV932I	
LMV932IDE4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		
LMV932IDG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		
LMV932IDGKR	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 125	(RD6 ~ RDB)	
LMV932IDGKRG4	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 125		
LMV932IDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125	MV932I	
LMV932IDRE4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		
LMV932IDRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125		
LMV934ID	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LMV934I	
LMV934IDE4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125		
LMV934IDG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125		
LMV934IDR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LMV934I	
LMV934IDRE4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125		
LMV934IDRG4	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125		
LMV934IPW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	MV934I	
LMV934IPWE4	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		
LMV934IPWG4	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		
LMV934IPWR	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	MV934I	
LMV934IPWRE4	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		
LMV934IPWRG4	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.





25-Oct-2016

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated