



REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	CHKD



RECOMMEND P.C.B. LAYOUT

Note:

- | | |
|--|---|
| <p>1 DESIGN MEETS REQUIREMENTS OF XFPMSA SPECIFICATION REV. 3.1 (10 GIGABIT SMALL FROM FACTOR PLUGGABLE MODULE).</p> <p>2 DATUM $\boxed{-X-}$ AND $\boxed{-Y-}$ ESTABLISHED BY CUSTOMER.</p> <p>3 DATUM $\boxed{-A-}$ IS TOP SURFACE OF HOST BOARD.</p> <p>4 INDICATED SURFACES TO BE CONDUCTIVE AND CONNECTED TO CHASSIS GROUND.</p> | <p>5 CROSS-HATCHED AREA DENOTES COMPONENT AND TRACE KEEP-OUT (EXCEPT CHASSIS GROUND)</p> <p>6 RECOMMENDATION FOR P.C.BOARD HOLES:
 A. HOLE ϕ AFTER DRILLING : 1.15 ± 0.02 mm.
 B. HOLE ϕ Sn PLATE : 1.05 ± 0.05 mm.
 C. 25um ~ 50um COPPER UNDERPLATE.</p> <p>7 -CAUTION- REFLOW PROCESS WILL DAMAGE CAGE ASSEMBLY.</p> |
|--|---|

DETACHED LISTS	MM (INCH)	DFTO tzou	DATE 06/02/06'	FULL RISE ELECTRONIC CO., LTD		
	TOLERANCES EXCEPT AS NOTED		CHKD			DATE
	MM	±	MFO	DATE	TITLE (Non-Logo) XFP CAGE WITH PCI HEAT SINK KIT	
	.0 ± 0.2	±	APPL	DATE		
.00 ± 0.15	±	MATERIAL :		DRAWING NO. XFPO02-L SIZE REV /PART NO. SEE NOTE A3 0		
.000 ± 0.075	±	QT'Y :				
ANGLES ± 0.5		FINISH :		DO NOT SCALE DRAWING SHEET 2 OF 2		
 THIRD ANGLE PROJECTION		SCALE : 1 : 2				