## MCR12DSM, MCR12DSN

## Sensitive Gate Silicon Controlled Rectifiers

## Reverse Blocking Thyristors

Designed for high volume, low cost, industrial and consumer applications such as motor control; process control; temperature, light and speed control; CDI (Capacitive Discharge Ignition); and small engines.

## Features

- Small Size
- Passivated Die for Reliability and Uniformity
- Low Level Triggering and Holding Characteristics
- Epoxy Meets UL 94 V-0 @ 0.125 in
- ESD Ratings: Human Body Model, 3B > 8000 V

Machine Model, C > 400 V

- These are $\mathrm{Pb}-$ Free Devices

MAXIMUM RATINGS $\left(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Peak Repetitive Off-State Voltage (Note 1) ( $\mathrm{T}_{\mathrm{J}}=-40$ to $110^{\circ} \mathrm{C}$, Sine Wave, 50 Hz to 60 Hz ) <br> MCR12DSM <br> MCR12DSN | $V_{\text {DRM, }}$ <br> $V_{\text {RRM }}$ | $\begin{aligned} & 600 \\ & 800 \end{aligned}$ | V |
| On-State RMS Current ( $180^{\circ}$ Conduction Angles; $\mathrm{T}_{\mathrm{C}}=75^{\circ} \mathrm{C}$ ) | $\mathrm{I}_{\text {( } \mathrm{RMS} \text { ) }}$ | 12 | A |
| Average On-State Current <br> ( $180^{\circ}$ Conduction Angles; $\mathrm{T}_{\mathrm{C}}=75^{\circ} \mathrm{C}$ ) | ${ }_{\text {T (AV) }}$ | 7.6 | A |
| Peak Non-Repetitive Surge Current $\left(1 / 2 \mathrm{Cycle}\right.$, Sine Wave $60 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{J}}=110^{\circ} \mathrm{C}$ ) | $\mathrm{I}_{\text {TSM }}$ | 100 | A |
| Circuit Fusing Consideration ( $\mathrm{t}=8.3 \mathrm{msec}$ ) | 12 t | 41 | $\mathrm{A}^{2} \mathrm{sec}$ |
| Forward Peak Gate Power (Pulse Width $\leq 10 \mu \mathrm{sec}, \mathrm{T}_{\mathrm{C}}=75^{\circ} \mathrm{C}$ ) | $\mathrm{P}_{\mathrm{GM}}$ | 5.0 | W |
| Forward Average Gate Power ( $\mathrm{t}=8.3 \mathrm{msec}, \mathrm{T}_{\mathrm{C}}=75^{\circ} \mathrm{C}$ ) | $\mathrm{Pag}_{\mathrm{G}}(\mathrm{AV})$ | 0.5 | W |
| Forward Peak Gate Current (Pulse Width $\leq 10 \mu \mathrm{sec}, \mathrm{T}_{\mathrm{C}}=75^{\circ} \mathrm{C}$ ) | $\mathrm{I}_{\mathrm{GM}}$ | 2.0 | A |
| Operating Junction Temperature Range | TJ | -40 to 110 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. $V_{\text {DRM }}$ and $V_{\text {RRM }}$ for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the device are exceeded.

## ON Semiconductor ${ }^{\oplus}$

http://onsemi.com

## SCRs <br> 12 AMPERES RMS <br> 600 - 800 VOLTS



| PIN ASSIGNMENT |  |
| :---: | :---: |
| 1 | Cathode |
| 2 | Anode |
| 3 | Gate |
| 4 | Anode |

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

## MCR12DSM, MCR12DSN

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance,- Junction-to-Case | $\mathrm{R}_{\text {өJC }}$ | 2.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| - Junction-to-Ambient | $\mathrm{R}_{\theta \mathrm{\theta JA}}$ | 88 |  |
| - Junction-to-Ambient (Note 2) | $\mathrm{R}_{\text {өJA }}$ | 80 |  |
| Maximum Lead Temperature for Soldering Purposes (Note 3) | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OFF CHARACTERISTICS |  |  |  |  |  |
| Peak Repetitive Forward or Reverse Blocking Current (Note 4) $\left(\mathrm{V}_{\mathrm{AK}}=\right.$ Rated $\mathrm{V}_{\mathrm{DRM}}$ or $\left.\mathrm{V}_{\mathrm{RRM}} ; \mathrm{R}_{\mathrm{GK}}=1.0 \mathrm{~K} \Omega\right)$ $\begin{aligned} & \mathrm{T}_{J}^{\prime}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{J}=110^{\circ} \mathrm{C} \end{aligned}$ | IDRM, $I_{\text {RRM }}$ | - | - | $\begin{gathered} 10 \\ 500 \end{gathered}$ | $\mu \mathrm{A}$ |

## ON CHARACTERISTICS

| Peak Reverse Gate Blocking Voltage, ( $\mathrm{IGR}^{\text {a }}$ ( $10 \mu \mathrm{~A}$ ) | $\mathrm{V}_{\text {GRM }}$ | 10 | 12.5 | 18 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Peak Reverse Gate Blocking Current, ( $\mathrm{V}_{\mathrm{GR}}=10 \mathrm{~V}$ ) | IGRM | - | - | 1.2 | $\mu \mathrm{A}$ |
| Peak Forward On-State Voltage (Note 5), (1 TM $^{\text {= }} 20 \mathrm{~A}$ ) | $\mathrm{V}_{\text {TM }}$ | - | 1.3 | 1.9 | V |
| Gate Trigger Current (Continuous dc) (Note 6) $\begin{array}{ll} \left(V_{D}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\right) & \mathrm{T}_{J}=25^{\circ} \mathrm{C} \\ \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \end{array}$ | $\mathrm{I}_{\text {GT }}$ |  |  | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ | $\mu \mathrm{A}$ |
| Gate Trigger Voltage (Continuous dc) (Note 6) $\begin{array}{ll} \left(\mathrm{V}_{\mathrm{D}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega\right) & \mathrm{T}_{J}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \\ & \mathrm{~T}_{J}=110^{\circ} \mathrm{C} \end{array}$ | $\mathrm{V}_{\mathrm{GT}}$ | $\begin{gathered} 0.45 \\ - \\ 0.2 \end{gathered}$ | $\begin{gathered} 0.65 \\ - \\ - \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.5 \\ & \hline \end{aligned}$ | V |
| $\begin{array}{ll} \hline \text { Holding Current } & \\ \qquad \begin{array}{ll} \left(\mathrm{V}_{\mathrm{D}}=12 \mathrm{~V}, \text { Initiating Current }=200 \mathrm{~mA}, \mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega\right) & \mathrm{T}_{J}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \end{array} \end{array}$ | $\mathrm{I}_{\mathrm{H}}$ |  |  | $\begin{aligned} & 6.0 \\ & 10 \end{aligned}$ | mA |
| Latching Current $\begin{array}{ll} \left(\mathrm{V}_{\mathrm{D}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{G}}=2.0 \mathrm{~mA}, \mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega\right) & \mathrm{T}_{J}=25^{\circ} \mathrm{C} \\ \mathrm{~T}_{J}=-40^{\circ} \mathrm{C} \end{array}$ | IL | 0.5 | 1.0 | $\begin{aligned} & 6.0 \\ & 10 \end{aligned}$ | mA |
| Turn-On Time (Source Voltage $=12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=6.0 \mathrm{~K} \Omega, \mathrm{I}_{\mathrm{T}}=16 \mathrm{~A}(\mathrm{pk}), \mathrm{R}_{\mathrm{GK}}=1.0 \mathrm{~K} \Omega$ ) ( $\mathrm{V}_{\mathrm{D}}=$ Rated $\mathrm{V}_{\text {DRM }}$, Rise Time $=20 \mathrm{~ns}$, Pulse Width $=10 \mu \mathrm{~s}$ ) | tgt | - | 2.0 | 5.0 | $\mu \mathrm{s}$ |

## DYNAMIC CHARACTERISTICS

| Critical Rate of Rise of Off-State Voltage <br> $\left(\mathrm{V}_{\mathrm{D}}=0.67 \times\right.$ Rated $\mathrm{V}_{\mathrm{DRM}}$, Exponential Waveform, $\left.\mathrm{R}_{\mathrm{GK}}=1.0 \mathrm{~K} \Omega, \mathrm{~T}_{J}=110^{\circ} \mathrm{C}\right)$ | $\mathrm{dv} / \mathrm{dt}$ | 2.0 | 10 | - | $\mathrm{V} / \mathrm{\mu s}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Critical Rate of Rise of On-State Current <br> $\left(\mathrm{I}_{\mathrm{FK}}=50 \mathrm{~A}, \mathrm{P}_{\mathrm{W}}=40 \mu \mathrm{sec}, \mathrm{diG} / \mathrm{dt}=1 \mathrm{~A} / \mu \mathrm{sec}, \mathrm{I}_{\mathrm{GT}}=10 \mathrm{~mA}\right)$ | $\mathrm{di} / \mathrm{dt}$ |  |  |  | $\mathrm{A} / \mathrm{\mu s}$ |

2. These ratings are applicable when surface mounted on the minimum pad sizes recommended.
3. $1 / 8^{\prime \prime}$ from case for 10 seconds.
4. Ratings apply for negative gate voltage or $\mathrm{R}_{\mathrm{GK}}=1.0 \mathrm{k} \Omega$. Devices shall not have a positive gate voltage concurrently with a negative voltage on the anode. Devices should not be tested with a constant current source for forward and reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.
5. Pulse Test: Pulse Width $\leq 2.0 \mathrm{msec}$, Duty Cycle $\leq 2 \%$.
6. $\mathrm{R}_{\mathrm{GK}}$ current not included in measurement.

## MCR12DSM, MCR12DSN

## Voltage Current Characteristic of SCR




Figure 1. Average Current Derating


Figure 2. On-State Power Dissipation

## MCR12DSM, MCR12DSN



Figure 3. On-State Characteristics


Figure 5. Typical Gate Trigger Current versus Junction Temperature


Figure 7. Typical Holding Current versus Junction Temperature


Figure 4. Transient Thermal Response


Figure 6. Typical Gate Trigger Voltage versus Junction Temperature


Figure 8. Typical Latching Current versus Junction Temperature

## MCR12DSM, MCR12DSN



Figure 9. Holding Current versus Gate-Cathode Resistance


Figure 11. Exponential Static dv/dt versus Gate-Cathode Resistance and Peak Voltage


Figure 10. Exponential Static dv/dt versus Gate-Cathode Resistance and Junction Temperature


Figure 12. Exponential Static dv/dt versus Gate-Cathode Resistance and Gate Trigger Current Sensitivity

ORDERING INFORMATION

| Device | Package Type | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: | :---: |
| MCR12DSMT4G | DPAK <br> (Pb-Free) | 369 C | $2500 /$ Tape \& Reel |
| MCR12DSN-1G | IPAK <br> (Pb-Free) | 369 D | 75 Units / Rail |
| MCR12DSNT4G | DPAK <br> (Pb-Free) | 369 C | $2500 /$ Tape \& Reel |

[^0]
## MCR12DSM, MCR12DSN

## PACKAGE DIMENSIONS



## MCR12DSM, MCR12DSN

## PACKAGE DIMENSIONS

IPAK
CASE 369D
ISSUE C


NOTES:
. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH.

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 0.235 | 0.245 | 5.97 | 6.35 |  |  |
| B | 0.250 | 0.265 | 6.35 | 6.73 |  |  |
| C | 0.086 | 0.094 | 2.19 | 2.38 |  |  |
| D | 0.027 | 0.035 | 0.69 | 0.88 |  |  |
| E | 0.018 | 0.023 | 0.46 | 0.58 |  |  |
| F | 0.037 | 0.045 | 0.94 |  |  |  |
| G | 0.090 |  | BSC | 2.29 |  | BSC |
| H | 0.034 | 0.040 | 0.87 | 1.01 |  |  |
| J | 0.018 | 0.023 | 0.46 | 0.58 |  |  |
| K | 0.350 | 0.380 | 8.89 | 9.65 |  |  |
| $\mathbf{R}$ | 0.180 | 0.215 | 4.45 | 5.45 |  |  |
| $\mathbf{S}$ | 0.025 | 0.040 | 0.63 | 1.01 |  |  |
| $\mathbf{V}$ | 0.035 | 0.050 | 0.89 | 1.27 |  |  |
| $\mathbf{Z}$ | 0.155 | --- | 3.93 | --- |  |  |

STYLE 4:
PIN 1. CATHODE
2. ANODE
4. ANODE


#### Abstract

ON Semiconductor and (ON) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative


[^0]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

