



FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output






RoHS Compliant



Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



Description

The 2 6A Digital Dual *Tomodachi* power modules are non-isolated dc-dc converters that can deliver up to 2 6A of output current. These modules operate over a wide range of input voltage (V_{IN} = 4.5Vdc-14.4Vdc) and provide precisely regulated output voltages from 0.51Vdc to 5.5Vdc, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable LoopTM feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

UL is a registered trademark of Underwriters Laboratories, Inc. CSA is a registered trademark of Canadian Standards Association

Features

Compliant to RoHS II EU "Directive 2011/65/EU"

Preliminary

- Compatible in a Pb-free or SnPb reflow environment
- Compliant to REACH Directive (EC) No 1907/2006
- Wide Input voltage range (4.5Vdc-14.4Vdc) on both inputs
- Each Output voltage programmable from 0.6Vdc to 5.5Vdc via . external resistor. Digitally adjustable down to 0.51Vdc
- Digital interface through the PMBus^{TM #} protocol
- Tunable Loop[™] to optimize dynamic output voltage response
- Power Good signal for each output
- Fixed switching frequency with capability of external synchronization
- 180° Out-of-phase inputs to reduce input ripple
- Output overcurrent protection (non-latching)
- Output Overvoltage protection
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Start up into Pre-biased output
- Cost efficient open frame design
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.335 in)
- UL* 60950-1 2nd Ed. Recognized, CSA[†] C22.2 No. 60950-1-07 Certified. (Pending)

^t The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	$V_{\text{IN1}} \text{and} V_{\text{IN2}}$	-0.3	15	V
Continuous					
VS+1, VS+2, SMBALERT#	All		-0.3	7	V
CLK, DATA, SYNC,	All		-0.3	3.6	V
Operating Ambient Temperature	All	T _A	-40	85	°C
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	All	$V_{\mathbb{N}1}$ and $V_{\mathbb{N}2}$	4.5		14.4	Vdc
Maximum Input Current	All	I _{IN1,max &} I _{IN2,max}			12	Adc
(V _N =3V to 14.4V, $I_0=I_{O,max}$)						
Input No Load Current	V _{O,set} = 0.6 Vdc	I _{IN1,No load} &		40		mA
$(V_{\mathbb{N}} = 12Vdc, I_{0} = 0, module enabled)$	V _{O,set} = 5.5Vdc	I _{IN,1No load} & I _{IN2,No load}		140		mA
Input Stand-by Current $(V_{\mathbb{N}} = 12Vdc, module disabled)$	All	I _{IN1,stand-by} & I _{IN2,stand-by}		14		mA
Inrush Transient	All	$l_1^2 t \& l_2^2 t$			1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1 H source impedance; V_{IN} =4.5 to 14V, I_O = I_{Omax} ; See Test Configurations)	All	Both Inputs		25		mAp-p
Input Ripple Rejection (120Hz)	All	Both Inputs		-68		dB





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage)	All	VO1, set & VO2, set	-1.0		+1.0	% VO, set
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	Vo1, set & VO2, set	-3.0		+3.0	% VO, set
Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage — see Feature Descriptions Section) *0.51V possible through PMBus command	All	VO1 & VO2	0.6*		5.5	Vdc
PMBus Adjustable Output Voltage Range	All	V_{O1} ,adj, V_{O2} ,adj	-15	0	+10	%V _{O,set}
PMBus Output Voltage Adjustment Step Size	All	Both outputs	0.4			%V _{O,set}
Remote Sense Range	All	Both outputs			0.5	Vdc
Output Regulation (for V _o 2.5Vdc)		Both Outputs				
Line ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$)	All	Both Outputs			+0.4	% V _{O, set}
Load ($I_O=I_{O,min}$ to $I_{O,max}$)	All	Both Outputs			10	mV
Output Regulation (for V _o < 2.5Vdc)						
Line ($V_{\mathbb{N}}=V_{\mathbb{N},\text{ min}}$ to $V_{\mathbb{N},\text{ max}}$)	All	Both Outputs			5	mV
Load ($I_O = I_{O, min}$ to $I_{O, max}$)	All	Both Outputs			10	mV
Temperature ($T_{ref}=T_{A,min}$ to $T_{A,max}$)	All	Both Outputs			0.4	% V _{O, set}
Input Noise on nominal output at 25°C						
(VIN=VIN, nom and IO=IO, min to IO, max Cin = 2x1x4.7nF(or equiv.) + 2x2x22uFceramic + 2x470uFelectrolytic						
Peak-to-Peak (Full Bandwidth)	All	Both Inputs	—	360		mVpk-pk
Output Ripple and Noise on nominal output at 25°C						
(V_N=V_N_nom and I_O=I_{O,min} to I_{O,max} Co = 2 \ 4.7nF+2 \ 47uF per output)						
Peak-to-Peak (5Hz to 20MHz bandwidth)	All		_	50		mV _{pk-pk}
RMS (5Hz to 20MHz bandwidth)	All			30		mV _{rms}
Output Ripple and Noise on nominal output at 25°C (VIN=VIN, nom and IO=IO, min to IO, max Co = 2x4.7nF (or equiv) + 2x47uF per output)						
Peak-to-Peak (Full bandwidth)(Vo 1.2Vo)		Both Outputs		30		mVpk-pk
Peak-to-Peak (Full bandwidth)(Vo>1.2Vo)		Both Outputs		3%Vo		mVpk-pk
RMS (Full bandwidth)	All	Both Outputs		30		mVrms
External Capacitance ¹						
Without the Tunable Loop™						
ESR 1 m	All	C _{O, max}	1 47		2 47	F
With the Tunable Loop TM						
ESR 0.15 m	All	C _{O, max}			1000	F
ESR 10 m	All	C _{O, max}			5000	F
Output Current (in either sink or source mode)	All	I _o	0		6 x 2	Adc
Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode)	All	l _{o, lim}		150		% I _{o,max}
Output Short-Circuit Current	All	I _{01, s/c} , I _{01, s/c}		5		Arms
(V _o 250mV) (Hiccup Mode)						

¹External capacitors may require using the new Tunable LoopTM feature to ensure that the module is stable as well as getting the best transient response. See the Tunable LoopTM section for details.





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Efficiency	V _{O,set} = 0.6Vdc	1, 2		79.3		%
V _{IN} = 12Vdc, T _A =25°C	$V_{O, set} = 1.2 V dc$	1, 2		87.3		%
$I_{O}=I_{O, max}, V_{O}=V_{O, set}$	V _{O,set} = 1.8Vdc	1, 2		90.3		%
	V _{O,set} = 2.5Vdc	1, 2		92.1		%
	$V_{O, set} = 3.3 Vdc$	1, 2		93.3		%
	V _{O,set} = 5.0Vdc	1, 2		94.8		%
Switching Frequency	All	f _{sw}		500	_	kHz
Frequency Synchronization	All					
Synch Frequency (2 x f _{switch})				1000		kHz
Synchronization Frequency Range	All		-5%		+5%	
High-Level Input Voltage	All	VIH	2.0			V
Low-Level Input Voltage	All	VIL			0.4	V
Input Current, SYNC	All	ISYNC			100	nA
Minimum Pulse Width, SYNC	All	tSYNC	100			ns
Maximum SYNC rise time	All	tSYNC_SH	100			ns

General Specifications

Parameter	Device	Min	Тур	Max	Unit
Calculated MTBF (I_0 =0.8 $I_{0, max}$, T_A =40°C) Telecordia Issue 3 Method I Case 3	All		87,926,219		Hours
Weight		_	4.5 (0.16)	_	g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface						
(V_N=V_{IN,min} to V_{N,max}; open collector or equivalent,						
Signal referenced to GND)						
Device Code with no suffix — Negative Logic (See Ordering Information)						
(On/OFF pin is open collector/drain logic input with						
external pull-up resistor; signal referenced to GND)						
Logic High (Module OFF)						
Input High Current	All	lih1, lih2	-	-	1	mA
Input High Voltage	All	VIH1, VIH2	2	-	V _{IN, max}	Vdc
Logic Low (Module ON)						
Input low Current	All	lil1, lil2	-	-	20	А
Input Low Voltage	All	VIL1, VIL2	-0.2	-	0.6	Vdc
Turn-On Delay and Rise Times						
(V_N=V_{IN, nom}, I_O=I_{O, max.} V_O to within \$1% of steady state)						
Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_N = V_{N, min}$ until $V_0 = 10\%$ of $V_{0, set}$)	All	Tdelay1, Tdelay2	_	2	-	msec





Preliminary

FGMD12SWR6006*A


4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Feature Specifications (cont.)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until $V_0 = 10\%$ of $V_{0, set}$)	All	Tdelay1, Tdelay2	_	800	_	µsec
Output voltage Rise time (time for V $_{0}$ to rise from 10% of Vo, set to 90% of Vo, set)	All	Trise1, Trise2	_	5	_	msec
Output voltage overshoot ($T_A = 25^{\circ}C$ $V_N = V_N min$ to $V_{N, max}I_O = I_{O, min}$ to $I_{O, max}$) With or without maximum external capacitance		Both Outputs			3.0	% V _{O, set}
Over Temperature Protection (See Thermal Considerations section)	All	T _{ref}		120		°C
PMBus Over Temperature Warning Threshold*	All	T _{WARN}		115		°C
Input Undervoltage Lockout						
Turn-on Threshold	All	Both Inputs			4.5	Vdc
Turn-off Threshold	All	Both Inputs			4.25	Vdc
Hysteresis	All	Both Inputs	0.15	0.2		Vdc
PMBus Adjustable Input Under Voltage Lockout Thresholds	All	Both Inputs	4		14	Vdc
Resolution of Adjustable Input Under Voltage Threshold	All	Both Inputs			250	mV
PGOOD (Power Good)						
Signal Interface Open Drain, $V_{\text{supply}} \leq 5 VDC$						
Overvoltage threshold for PGOOD ON	All	Both Outputs		108.33		%V _{O, set}
Overvoltage threshold for PGOOD OFF	All	Both Outputs		112.5		%V _{O, set}
Undervoltage threshold for PGOOD ON	All	Both Outputs		91.67		%V _{O, set}
Undervoltage threshold for PGOOD OFF	All	Both Outputs		87.5		%V _{O, set}
Pulldown resistance of PGOOD pin	All	Both Outputs		40	70	Ω
Sink current capability into PGOOD pin	All	Both Outputs			5	mA

* Over temperature Warning - Warning may not activate before alarm and unit may shutdown before warning







FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Digital Interface Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Preliminary

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
PMBus Signal Interface Characteristics						
Input High Voltage (CLK, DATA)		Vн	2.1			V
Input Low Voltage (CLK, DATA)		VL			0.8	V
Input high level current (CLK, DATA)		I _H	-10		10	А
Input low level current (CLK, DATA)		IL	-10		10	mA
Output Low Voltage (CLK, DATA, SMBALERT#)	I _{OUT} =2mA	Vol			0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	V _{OUT} =3.6V	I _{он}	0		10	А
Pin capacitance		C _o		0	1	pF
PMBus Operating frequency range	Slave Mode	Fpmb	10		400	kHz
Data hold time	Receive Mode Transmit Mode	thd:dat	0 300			ns
Data setup time		tsu:dat	250			ns
Measurement System Characteristics			•	•	•	•
Output current measurement range		I _{RNG}	0		9	А
Output current measurement gain accuracy (at 25°C)		I _{ACC}			¥1	А
V _{OUT} measurement range		V _{OUT(rng)}	0.5		5.8	V
V _{OUT} measurement accuracy			-2		2	%






FGMD12SWR6006*A


4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 6A Digital Dual *Tomodachi* at 0.6Vo and 25°C.









TIME, t (1µs/div)

Figure 3. Typical output ripple and noise (C $_{O}$ = 2 4.7nF+2 47uF ceramic, VIN = 12V, lo = lo1.max, lo2.max,).




TIME, t (2ms/div)

Figure 5. Typical Start-up Using On/Off Voltage (Vin=12V, $I_0 = I_{01,max}$, $I_{02,max}$).




Preliminary

Figure 2. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)






Figure 6. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max,).





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

FGMD12SWR6006*A

Characteristic Curves

The following figures provide typical characteristics for the 2 6A Digital Dual *Tomodachi* at 1.2Vo and 25°C.





Figure 7. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 9. Typical output ripple and noise (C₀= 2 4.7nF+2 47uF ceramic, VIN = 12V, lo = lo1.max, lo2.max).






Figure 1. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).



AMBIENT TEMPERATURE, TA C

Figure 8. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 10. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF + 2x330uF, CTune = 2700pF & RTune = 300




Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, I_0 = $I_{01,max,}$ $I_{02,max}$).



FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 6A Digital Dual *Tomodachi* at 1.8Vo and 25°C.






Figure 13. Converter Efficiency versus Output Current.




TIME, t (1µs/div)

Figure 15. Typical output ripple and noise (C_0 = 2 4.7nF+2 47uF ceramic, VIN = 12V, lo = lo1.max, lo2.max).



TIME, t (2ms/div)

Figure 17. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).



Preliminary

Figure 14. Derating Output Current versus Ambient Temperature and Airflow.






Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF+1x330uF, CTune = 1800pF & RTune = 300




Figure 18. Typical Start-up Using Input Voltage (VIN = 12V, l_{o} = $l_{o1,max,}$ $l_{o2,max}$).





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

FGMD12SWR6006*A

Characteristic Curves

The following figures provide typical characteristics for the 2 6A Digital Dual *Tomodachi* at 2.5Vo and 25°C.






Figure 19. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 21. Typical output ripple and noise (C_0 = 2x4.7nF+2x47uF ceramic, VIN = 12V, lo = lo1,max, lo2,max).



TIME, t (2ms/div)

Figure 23. Typical Start-up Using On/Off Voltage (VIN = 12V, $l_0 = l_{01,max}$, $l_{02,max}$).





Figure 20. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)






Figure 24. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 6A Digital Dual *Tomodachi* at 3.3Vo and 25°C.






Figure 25. Converter Efficiency versus Output Current.



TIME, t (1µs/div)

Figure 27. Typical output ripple and noise (C_0 = 2x4.7nF+2x47uF ceramic, VIN = 12V, Io = Io1.max, Io2.max).



TIME, t (2ms/div)

Figure 29. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).





Figure 26. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 28 Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 2x47uF+1x330uF, CTune = 1200pF & RTune = 300




Figure 30. Typical Start-up Using Input Voltage (VIN = 12V, Io = $I_{01,max}$, $I_{02,max}$).



FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Characteristic Curves

The following figures provide typical characteristics for the 2 6A Digital Dual *Tomodachi* at 5Vo and 25°C.






Figure 31. Converter Efficiency versus Output Current.




TIME, t (1µs/div)

Figure 33. Typical output ripple and noise (C₀ = 2 4.7nF + 2 47uF ceramic, VIN = 12V, lo = lo1.max, lo2.max).




TIME, t (2ms/div)

Figure 35. Typical Start-up Using On/Off Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).




Preliminary

Figure 32. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)






Figure 36. Typical Start-up Using Input Voltage (VIN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).



Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Design Considerations

Input Filtering

The 2 6A Digital Dual *Tomodachi* module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

FGMD12SWR6006*A

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at2 x 6A of load current with 2x22 μF or 4x22 μF ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with $2x22 \ \mu$ F or $4x22 \ \mu$ F ceramic capacitors at the input (2 x 6A load). Input voltage is 12V. Scope BW: 20MHz

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μF ceramic and 22 μF ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of $2 \times 6A$. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable LoopTM feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with total external $4x47 \ \mu F$ or $6x47 \ \mu F$ ceramic capacitors at the output (2 x 6A load). Input voltage is 12V. Scope BW: 20MHz


Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the enduse safety agency standards, i.e., UL 60950-1 2nd, CSA C22.2 No. 60950-1-07, DIN EN 60950-1:2006 + A11 (VDE0805 Teil 1 + A11):2009-11; EN 60950-1:2006 + A11:2009-03.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast-acting fuse with a maximum rating of 15 A in the positive input lead.







FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.

Analog On/Off


The 2 6A Digital Dual *Tomodachi* power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" — see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor is in the OFF state, the internal transistor Q1 is turned ON, and the internal PWM Enable# signal(normally low) is pulled low causing the module to be ON. When ext. transistor is turned ON, the On/Off pin is pulled low, and the internal PWM Enable# signal(normally low) is pulled high and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. When external transistor is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the internal PWM Enable signal is pulled low and the module is OFF. To turn the module ON, the external transistor is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high and the module turns ON

Digital On/Off


Please see the Digital Feature Descriptions section.







Preliminary








Figure 40. Circuit configuration for using negative On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output on either or both outputs as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The output voltage of each output of the module can be programmable to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the 2 Trims and SIG_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

FGMD12SWR6006*A

Area plot in Fig. 1. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. If the module can operate at 14.4V below 1V then that is preferable over the existing upper curve. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V.





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution — Do not connect SIG_GND to GND elsewhere in the layout Figure 42. Circuit configuration for programming output

Without an external resistor between Trim and SIG_GND pins, each output of the module will be 0.6Vdc.To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$Rtrim = \left[\frac{12}{(Vo - 0.6)}\right] k\Omega$$

Rtrim is the external resistor in k

voltage using an external resistor.

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

Table 1

V _{0. set} (V)	<i>Rtrim (</i> K)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444
5.0	2.727

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense

The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-) for each of the 2 outputs. The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V. If there is an inductor being used on the module output, then the tunable loop feature of the module should be used to ensure module stability with the proposed sense point location. If the simulation tools and loop feature of the module are not being used, then the remote sense should always be connected before the inductor. The sense trace should also be kept away from potentially noisy areas of the board

Analog Voltage Margining


Output voltage margining can be implemented in the module by connecting a resistor, $R_{margin-up}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{margin-up}$, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.gecriticalpower.com under the Downloads section, also calculates the values of $R_{margin-up}$ and $R_{margin-down}$ for a specific output voltage and % margin. Please consult your local FDK technical representative for additional details.





FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output






Figure 43. Circuit Configuration for margining Output voltage.

Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry on both outputs and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of 135°C(typ) is exceeded at the thermal reference point T_{ref} . Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Preliminary

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout

Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to GND.




Figure 45. External source connections to synchronize switching frequency of the module.

Measuring Output Current, Output Voltage and Input Voltage

Please see the Digital Feature Descriptions section.





4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Tunable Loop[™]

The module has a feature that optimizes transient response of the module called Tunable ${\rm Loop}^{\rm TM}$

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable LoopTM allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable LoopTM is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 47. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 47. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 3A to 6A step change (50% of full load), with an input voltage of 12V.

Preliminary

Data Sheet

Please contact your FDK technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values. Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for Vin=12V and various external ceramic capacitor combinations.

Co	2x47μF	4x47μF	6x47μF	10x47μF	20x47μF
R _{TUNE}	300	300	300	300	300
CTUNE	220pF	1000pF	1500pF	2700pF	3900pF

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of Vout for a 6A step load with Vin=12V.

Vo	5V	3.3V	2.5V	1.8V	1.2V	0.6V
Co	4x47μF		2x47μF + 1x330μF Polymer	•	3x47μF + 2x330μF Polymer	3x47μF + 3x330μF Polymer
R _{TUNE}	300	300	300	300	300	300
C _{TUNE}	470pF	1500pF	1500pF	1800pF	2700pF	12nF
ΔV	69mV	31mV	30mV	27mV	18mV	9mV

Note: Th	e capacitors used in the	e Tunable Lo	op tables are 47
F/2 m	ESR ceramic and 330	F/9 m ESR	polymer capacitors.



FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Digital Feature Descriptions

PMBus Interface Capability

The 2 6A Digital Dual *Tomodachi* power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from <u>www.pmbus.org</u>. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

PMBus Addressing

The power module can be addressed through the P/MBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the S/MBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Table 4

Preliminary

Digit	Resistor Value (K)
0	11
1	18.7
2	27.4
3	38.3
4	53.6
5	82.5
6	127
7	187

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org.




Figure 48. Circuit showing connection of resistors used to set the PMBus address of the module.

PAGE

Both the outputs of the module can be configured, controlled and monitored through only one physical address

Format	Unsigned Binary							
Bit Position	7	6	5	4	ŝ	2	1	0
Access	r/w	r	r	r	r	r	r	r/w
Function	PA	Х	Х	Х	Х	Х	Х	PO
Default Value	0	Х	Х	х	Х	Х	Х	0

PAGE Command Truth Table

PA	PO	Logic Results
0	0	All Commands address first output
0	1	All Commands address second output
1	0	Illegal input, Ignore write
1	1	All Commands address both outputs

If PAGE=11, then any read commands affect the first channel. Any value to ready-only registers is ignored.





FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

- 0 : Output is disabled
- 1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	0

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

Bit Value	Action
0	Module powers up any time power is present regardless of state of the analog ON/OFF pin
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

 $\mathsf{CMD}:$ The CMD bit controls how the device responds to the $\mathsf{OPERATION}$ command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION command
1	Module responds to the ON bit in the OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

Bit Value	Action
0	Module ignores the analog ON/OFF pin, i.e. ON/OFF is only controlled through the PMBUS via the OPERATION command
1	Module requires the analog ON/OFF pin to be asserted to start the unit

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

Preliminary

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600 s and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

Table 5

Rise Time	Exponent	Mantissa
600 s	11100	0000001010
900 s	11100	0000001110
1.2ms	11100	00000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RTrim and a 20k upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage V_{REF} shall be nominally set at 600mV, and the output regulation voltage is then given by

$$V_{OUT.1} = \left[\frac{20000 + RTrim1}{RTrim1}\right] \times V_{REF}$$
$$V_{OUT.2} = \left[\frac{20000 + RTrim2}{RTrim2}\right] \times V_{REF}$$

Hence the module output voltages shall be dependent on the value of RTrim1 and Rtrim2 which are connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage can be specified using the "Linear" format and two bytes. The exponent is fixed at —9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Permissible values range from -120mV to +60mV

When PMBus commands are used to trim or margin the output voltage, the value of V_{REF} is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module can be adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode





FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

with the exponent fixed at -9 (decimal). The value of the offset voltage shall be given by

$$V_{REF(offset)} = VREF _TRIM \times 2^{-9}$$

This offset voltage shall be added to the voltage set through the divider ratio and nominal V_{REF} to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is $1.8 \mbox{V}$ and the output needs to be trimmed down by $20 \mbox{mV}.$

• The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8Vo requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- V_{ref(offset) =} V_{ref_Trim} x 2 ⁻⁹
- V_{ref Trim} = V_{ref(offset)} x 512
- V_{ref_Trim} = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer

Output Voltage Margining Using the PMBus

Each output of the module can also have its output voltage margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH shall set the margin high voltage, while the command

STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands shall use the "Linear" mode with the exponent fixed at —9 (decimal). Two bytes shall be used for the mantissa with the upper bit [7] of the high byte shall be fixed at 0. The actual margined output voltage shall be a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range change shall be -30% to +10% for the margin high command and -20% to 0% for the margin low command

 $V_{REF(MH)} =$

 $(STEP_VREF_MARGIN_HIGH+VREF_TRIM) \times 2^{-9}$

Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).

• The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2Vo requires a 0.5x100mV = 50mV change in the reference voltage.
- V_{REF(MH)} = (50)/1000 = 0.05 Volts
- VREF(MH) = (Step_Vref_margin_high + Vref_trim) x 2 -9
- Assume V_{ref Trim} = 0 here
- Step_V_{ref_margin_high} = V_{REF(MH)} x 512
- Step_V_{ref_margin_high} = 0.05 x 25.6 = 26 (rounded to nearest integer

$$V_{REF(ML)} =$$

$$(STEP _VREF _MARGIN _LOW + VREF _TRIM) \times 2^{-9}$$

Applications Example

Preliminary

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within -20% of Vo).

• The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = -0.033 Volts (- sign since we are margining down)
- V_{REF(ML)} = (Step_V_{ref_margin_low} + V_{ref_trim}) x 2 ⁻⁹
- Assume V_{ref_Trim} = 3 here (from V _{Ref_Trim} example earlier)
- Step_V_{ref_margin_low} = V_{REF(ML)} x 512 V_{ref_trim}
- Step_V_{ref_margin_low} = -0.033 x 512 -- (-3) = -16.9+3 = -13.9 = -14 (rounded to nearest integer

The module shall support the margined high or low voltages using the OPERATION command. Bits [5:2] shall be used to enable margining as follows:

00XX	:	Margin Off
0101	:	Margin Low (Act on Fault)
0110	:	Margin Low (Act on Fault)
1001	:	Margin High (Act on Fault)

1010 : Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at —1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE_DEFAULT_ALL command.

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command shall use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte shall represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte shall represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) shall be used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that shall be implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module.





4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

The PGOOD signal shall be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds shall be user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold shall be set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command shall set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command shall set the level above which the PGOOD command is de-asserted. This command shall also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold shall be set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100K Ω) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command shall set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they shall be mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits shall represent the exponent (fixed at -2) and the remaining 11 bits shall represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current, Output Voltage and Input Voltage

The module is capable of measuring key module parameters such as output current and voltage for each outputs and input voltage for each input and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at —15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of 4000mA to +3937.5mA.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format

Preliminary

Data Sheet

represent the mantissa with the 11^{th} bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command shall return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.


Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

	LOW Byte	
Bit Position	Flag	Default Value
7	Х	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

High Byte

Bit Position	Flag	Default Value
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	Х	0
4	MFR	0
3	POWER_GOOD# (is negated)	0
2	Х	0
1	X	0
0	Х	0





4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	Х	0
5	Х	0
4	VOUT UV Fault	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	Х	0
5	IOUT OC Warning	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	Х	0
4	Х	0
3	Х	0
2	Х	0
1	Х	0
0	Х	0

Preliminary

Data Sheet

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	Memory Fault Detected	0
3	Х	0
2	Х	0
1	Other Communication Fault	0
0	Х	0

 MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent — fixed at - 2, and lower 11 bits are mantissa in two's complement format — fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent fixed at -10, and lower 11 bits are mantissa in two's complement format — fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (001001 corresponds to the UDXS0606 series of module), while bits [7:3] indicate the revision number of the module.

Low Byte					
Bit Position	Flag	Default Value			
7:2	Module Name	001001			
1:0	Reserved	10			

High Byte						
Bit Position	Flag	Default Value				
7:3	Module Revision Number	None				
2:0	Reserved	000				





Preliminary

FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Table 6

Hex					able 6		_	_				Non-Volatile Memory
Code	Command					ief Deso	-					Storage
		Ability to confi module	gure, co	ntrol and	d monitor	each ou	tput by u	ising only	one phy	sical addi	ress of the	9
		Format			T	1		d Binary	1	Ĩ	-	
		Bit Positi		7	6	5	4	3	2	1	0	
		Access		r/w PA	r X	r X	r X	r X	r X	r X	r/w P0	
		Default V		0	X	X	X	X	X	X	0	
00	PAGE	PAGE Comma	nd Truth	n Table								
		PA	PO			Lo	ogic Resu	ults				
		0	0		All C	omman	ls addre	ss first o	output			
		0	1		All Co	mmands	address	s second	output			
		1	0			Illegal ir	put, Ign	ore writ	e			
		1	1		All Co	ommand	s addres	s both o	outputs			
		Turn Module o	n or off	. Also us	ed to ma	rgin the o	output vo	ltage				
		Format	t				Unsigne	d Binary				
		Bit Positi		7	6	5	4	3	2	1	0	
		Access		r/w On	r X	r/w	r/w	r/w Irgin	r/w	r X	r X	
		Default V		0	0	0	0		0	X	X	
01	OPERATION	Bit 7: 0 Outpu				-	-	-	-	•	•	
		1 O Margin: 00XX		witching	enabled							
					Act on fa	ult)						
			0110 Margin Low (Act on fault) 1001 Margin High (Act on fault)									
					Act on fai Act on fai							
		Configures the					nation of	analog (DN/OFF	pin and P	MBus	
		commands						J D:				
		Format Bit Positi	-	7	6	5	Unsigne 4	d Binary 3	2	1	0	
02	ON_OFF_CONFIG	Access	-	r	r	r	r/w	r/w	r/w	r/w	r	YES
		Functio		Х	Х	Х	pu	cmd	cpr	pol	сра	
		Default V Refer to Page 2		0 Intails on	0	0	1	0	1	1	0	
		Clear any fault						he SMR		signal if t	he device	
03	CLEAR_FAULTS	has been asser		it may ne								
		Llood to contin			module d	- DAAD	Coning	+ha c	nt ve nict	or cott:	in the	
		Used to contro module whose										
		(EEPROM) on	the mod								,	
		Format Pit Positi	-	7	E	5	Unsigne 4	d Binary	2	1	0	
		Bit Positi Access	-	/ r/w	6 r/w	5 r/w	4 x	3 x	2 x	1 x	x	
		Functio		bit7	bit6	bit5	Х	Х	Х	Х	Х	
10	WRITE_PROTECT	Default V		0	0	0	X	Х	Х	Х	Х	YES
10	WKIIL_FROTECT	Bit5: 0 — Enab 1 — Disa						PAGEC		ON		I ES
		and C	N_OFF	_CONFI	G (bit 6 a	and bit 7 r	nust be (
		Bit 6: 0 — Enal										
			 Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0) 									
		Bit7: 0 — Enab	oles all w	rites as p	permitted	l in bit5 d	or bit6		-			
		1 — Disa		vrites ex must be		he WRIT	E_PROT	ECT com	mand			
		נטונס מ		must De	. 0)							
							·				1.6.15	
15	STORE_USER_ALL	Stores all of the on power up	e curren	nt storabl	e registe	r settings	in the EE	-PROM r	nemory	as the ne	w default	5
		•										





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

FGMD12SWR6006*A

Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 1.3V in increments of 0.5V • 1.3V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Default Value 1 1 1 0 0 0 0 0 0 Default Value 1 1 1 1 0 </th <th>Non-Volatile Memory Storage</th> <th></th> <th>ion</th> <th>ief Descrip</th> <th>Br</th> <th></th> <th></th> <th>Command</th> <th>Hex Code</th>	Non-Volatile Memory Storage		ion	ief Descrip	Br			Command	Hex Code	
19 CAPABILITY Format Unsigned Binary 19 CAPABILITY If Position 7 6 5 4 3 2 1 0 20 VOUT_MODE File Tosition 1 1 0 0 0 0 20 VOUT_MODE The model has MODE set to Linear and Exponent set to -10. These values cannot be changed The model has MODE set to Linear and Exponent set to -10. These values cannot be changed 20 VOUT_MODE Bit Position 7 6 5 4 3 2 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 0<								RESTORE_USER_ALL	16	
19 CAPABILITY Format Unsigned Binary 19 CAPABILITY If Position 7 6 5 4 3 2 1 0 20 VOUT_MODE File Tosition 1 1 0 0 0 0 20 VOUT_MODE The model has MODE set to Linear and Exponent set to -10. These values cannot be changed The model has MODE set to Linear and Exponent set to -10. These values cannot be changed 20 VOUT_MODE Bit Position 7 6 5 4 3 2 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 0<	es of the module	capabilities of	nine key cap	JI/CLI deter	/stem/Gl	ne host sy	This command helps th			
19 CAPABILITY Image: Capability <thimage: capability<="" th=""> Image: Capabilit</thimage:>										
19 CAPABULTY Function FC SPO ALRT Reserved SPC 1 0 1 1 0 0 0 0 20 VOUT_MODE Final Value 1 0 1 1 0 <	2 1 0	3 2	4 3	5	6	7	Bit Position			
20 VOUT_MODE Image of a constraint to the second s	r r r	r r			r		Access			
$\frac{PC - 1 \ \text{Supported}}{SP - 01 - \text{max} of 400\text{Hz}}$ $\frac{PC - 1 \ \text{Supported}}{ART - 1 - SMBALERT# supported}$ The module has MODE set to Linear and Exponent set to -10. These values cannot be changed. $\frac{Bt \text{Position} 7 6 5 4 3 2 1 0 1 1 1 0 1 0 1 1$				D A		PEC	Function	CAPABILITY	19	
35 VN_ON 35 VN_ON 35 VN_ON 35 VN_ON 36 VN_OFF 36 VN_OFF	0 0 0	0 0	1 0	1	0	1				
20 VOUT_MODE						ERT# sup	SPD -01 — max of 40 ALRT — 1 — SMBAL			
20 VOUT_MODE Bit Position 7 6 5 4 3 2 1 0 Access r </td <td>alues cannot be</td> <td>These values</td> <td>et to -10. Th</td> <td>l Exponent</td> <td>inear and</td> <td>E set to l</td> <td></td> <td></td> <td></td>	alues cannot be	These values	et to -10. Th	l Exponent	inear and	E set to l				
20 VOUT_MODE Access r		2 2	4 2	- 1		7				
20 VOIL_MODE Function Mode Exponent Exponent Mode: Value fixed at 00 log linear mode 0 0 1 1 1 1 Mode: Value fixed at 00 linear mode 0 0 1 1 1 1 1 Mode: Value fixed at 10111, Exponent for linear mode values is -9 Sets the value of figur voltage at which the module turns on Format Linear, two's complement binary 1 0										
35 VIN_ON Sets the value of input voltage at which the module turns on Fromet. Value fixed at 000, linear mode Exponent. Value fixed at 10111, Exponent for linear mode values is -9 35 VIN_ON Sets the value of input voltage at which the module turns on Function T r				I		1		VOUT_MODE	20	
35 VIN_ON 36 VIN_OFF Sets the value of nput voltage at which the module turns off Format Image: transmission of the transmission of the transmission of the transmission of trans			1 0	0		0				
Exponent: Value fixed at 10111. Exponent for linear mode values is -9 Sets the value of input voltage at which the module turns on Image: Total colspan="2">Image: Total colspan="2">Total colspan="2">Total colspan="2">Total colspan="2">Total colspan="2">Total colspan="2" Bit Position 7 6 Sets the value of input voltage at which the module turns on Total total total Total total total Bit Position 7 6 Sets the value of input voltage at which the module turns on Default Value 1 O O <th colsp<="" td=""><td><u>+ + + + + + + </u> </td><td><u> </u></td><td>÷ Ŭ</td><td>v</td><td>•</td><td></td><td></td><td></td><td></td></th>	<td><u>+ + + + + + + </u> </td> <td><u> </u></td> <td>÷ Ŭ</td> <td>v</td> <td>•</td> <td></td> <td></td> <td></td> <td></td>	<u>+ + + + + + + </u>	<u> </u>	÷ Ŭ	v	•				
Sets the value of input voltage at which the module turns on Format Linear, two scomplement binary BIL Position 7 6 Sets the value of input voltage at which the module turns on BIL Position 7 Incar, triangle to the set of the set		alues is -9	mode value	ent for linea		,				
35 VIN_ON End to the second s										
35 VIN_ON Bit Position 7 6 5 4 3 2 1 0 Access r	ary									
35 VIN_ON Function Exponent Mantissa 35 VIN_ON Bit Position 7 6 5 4 3 2 1 0 Access r r/w r/w <t< td=""><td>2 1 0</td><td>3 2</td><td>4 3</td><td>5</td><td>6</td><td>7</td><td>Bit Position</td><td></td><td></td></t<>	2 1 0	3 2	4 3	5	6	7	Bit Position			
35 VIN_ON	r r r	r r	r r	r	r	r	Access			
35 VIN_ON Bit Position 7 6 5 4 3 2 1 0 Access r r/w r/w </td <td>Mantissa</td> <td></td> <td></td> <td>xponent</td> <td></td> <td></td> <td>Function</td> <td></td> <td></td>	Mantissa			xponent			Function			
35 VIN_ON Access r r/w r/w <t< td=""><td>0 0 0</td><td>0 0</td><td>1 0</td><td>1</td><td>1</td><td>1</td><td>Default Value</td><td></td><td></td></t<>	0 0 0	0 0	1 0	1	1	1	Default Value			
35 VIN_ON Function Mantissa 25 VIN_ON Exponent -2 (dec), fixed Mantissa 0 0 1 0 0 1 The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 13V in increments of 0.5V • 13V to 16V in increments of 0.5V • 13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r/r Bit Position 7 6 5 4 3 2 1 0 Access r r r/r r r r/r r/w r/w r/w Bit Position 7 6 5 4 3 2 1 0 Access r r /r/w r/w r/w r/w <td< td=""><td>2 1 0</td><td>3 2</td><td>4 3</td><td>5</td><td>6</td><td>7</td><td>Bit Position</td><td></td><td></td></td<>	2 1 0	3 2	4 3	5	6	7	Bit Position			
35 VIN_ON Default Value 0 0 1 0 0 1 Stopenent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are 4.25, in steps of 0.25V upto 9.5V. 9.5V to 13V in increments of 0.5V 13V to 16V in increments of 0.5V 13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Format Linear, two's complement binary Bit Position 7 6 4 3 2 1 0 0 0 0 1 1 1 0 0 0 0 0 0 1 1 0	/w r/w r/w	r/w r/w	/w r/w	r/w	r/w	r	Access			
35 VIN_OFF Exponent -2 (dec), fixed Image: Set Structure Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 13V in increments of 0.5V • 13V to 16V in increments of 0.5V • 13V to 16V in increments of 1V Sets the value of input voltage at which the module turns off Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Bit Position 7 6 5 4 3 2 1 0 Access r r/w r/w r/w r/w r/w r/w r/w r/w		sa	Mantissa				Function			
36 VIN_OFF 36 VIN_OFF 36 VIN_OFF	0 0 1 YES	0 0	1 0	0	0	•		VIN ON	35	
Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r <td>corresponds to a</td> <td colspan="7">Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 13V in increments of 0.5V</td> <td></td>	corresponds to a	Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 9(dec). This corresponds to a default of 4.25V. Allowable values are • 4.25, in steps of 0.25V upto 9.5V. • 9.5V to 13V in increments of 0.5V								
Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r <td></td> <td>f</td> <td>urps off</td> <td>the module</td> <td>at which</td> <td>voltago</td> <td>Sats the value of input</td> <td></td> <td></td>		f	urps off	the module	at which	voltago	Sats the value of input			
Bit Position 7 6 5 4 3 2 1 0 Access r	any					voildge				
Access r <td></td> <td></td> <td></td> <td></td> <td>6</td> <td>7</td> <td></td> <td></td> <td></td>					6	7				
Function Exponent Mantissa Default Value 1 1 1 0 0 0 Bit Position 7 6 5 4 3 2 1 0 Access r r/w r/w r/w r/w r/w r/w r/w r/w Bit Position 7 6 5 4 3 2 1 0 Access r r/w r/w r/w r/w r/w r/w r/w Bit Position 7 6 5 4 3 2 1 0 Access r r/w r/w r/w r/w r/w r/w r/w r/w r/w Bit Position 0 0 0 0 1 0				-						
Bit Position 7 6 5 4 3 2 1 0 Bit Position 7 6 5 4 3 2 1 0 Access r r/w	Mantissa		<u> </u>	xponent						
Access r r/w	0 0 0	0 0	1 0			1	Default Value			
Function Mantissa Default Value 0 0 0 1 0 0 36 VIN_OFF Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 8(dec). This corresponds to a default of 4.0V. Allowable values are • 4.00, in steps of 0.25V upto 9.75V.	2 1 0			5	6	7	Bit Position			
36 VIN_OFF Default Value 0 0 0 1 0 0 0 36 VIN_OFF Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 8(dec). This corresponds to a default of 4.0V. Allowable values are • 4.00, in steps of 0.25V upto 9.75V.	′w r/w r/w			r/w	r/w	r				
36 VIN_OFF Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 8(dec). This corresponds to a default of 4.0V. Allowable values are • 4.00, in steps of 0.25V upto 9.75V.										
Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 8(dec). This corresponds to a default of 4.0V. Allowable values are • 4.00, in steps of 0.25V upto 9.75V.		1 0	υ 1	0	0	-				
 12V 13.75V to 16.75V in increments of 1V 	corresponds to a	(dec). This corre	5V	o 9.75V. ements of (able with).25V up V in incr	e fixed at ogramm teps of C to 11.75	Mantissa The upper four bits are The lower seven are pr default of 4.0V. Allowable values are • 4.00, in s • 10.25V t • 12V	36 VIN_OFF		





FGMD12SWR6006*A Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
38	iout_cal_gain	Function Exponent Mantissa Default Value 1 0 0 1 0 0 Bit Position 7 6 5 4 3 2 1	rent 0 r/w V V V V YES 0 r/w
39	iout_cal_offset	Returns the value of the offset correction used to correct the measured output current Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r r r r r r r r r r Bit Position 7 6 5 4 3 2 1 Access r r r r r r Mantissa Default Value 1 1 1 0 0 V V Bit Position 7 6 5 4 3 2 1 Access r r r/w r/w r/w r/w r/w Function Mantissa Mantissa Default Value V: Variable based on factory calibration	t 0 r V V 0 r/w
46	IOUT_OC_FAULT_LIMIT Value maybe locked	Sets the output overcurrent fault level in A (cannot be changed) Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r	0 r 0 0 r/w 0
47	IOUT_OC_FAULT_RESPONSE	Determines module action in response to an IOU_OC_FAULT_LIMIT or a VOUT undervoltage (UV) faultFormatUnsigned BinaryBit Position7654321Accessrrr/wr/wr/wrrFunctionXXRSRSRSxXDefault Value001110RS[2:0] — Retry Setting 000 Unit does not attempt to restart 111 Unit goes through normal soft start continuously Any other value is not acceptableAutomatical Set	0 r X 0 YES
4A	IOUT_OC_WARN_LIMIT Value may be locked	Sets the output overcurrent warning level in A Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 Access r r r	0 r 0 0 r/w 0





Preliminary

FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Hex Code	Command		Brief Description								Non-Volatile Memory Storage
		Sets the overter	nperatu	ıre fault level	in °C						
		Format			Linear, t	wo's comple	ement bin	ary			
		Bit Positio	n	7 6				2	1	0	
		Access Function		r r	r Exponent		r	r 🔥	r antissa	r	
4F	OT_FAULT_LIMIT	Default Va		0 0			0 () // C	0	0	YES
		Bit Positio		7 6	-	-	-	2	1	0	
		Access		r/w r/	w r/w	r/w r	/w r/	′w	r/w	r/w	
		Function				Mantiss					
	Value may be locked	Default Va	lue	1 () 0	0	0	1	1	1	
		Sets the over te	mperat	ure warning l	evel in °C						
		Format				wo's comple					
		Bit Positio	n	7 6				2	1	0	
		Access Function		r ı	r Exponent		r	r AA	r antissa	r	
51	OT_WARN_LIMIT	Default Va		0 0			0 0	D 10	0	0	YES
	S En	Bit Positio		7 6	-	-	-	2	1	0	
		Access		r/w r/	w r/w			′w	r/w	r/w	
	Value may be locked	Function Default Va		0 1	1	Mantiss 1		1	0	1	
	· · · · · · · · · · · · · · · · · · ·						1 .	L	0	1	
		Sets the rise tim Supported Value	e of the $\sim - \circ$	e output volta	age during sta 827 ۸26	artup. 090mcec	Value of	() instra	icte ur	nit to bring its	
		output to progra	es — U. ammed	value as quic	.0, 2.7, 4.2, 0 kly as possible	.u, J.UIISEC. B	v alue OT	UIIISUI	icis ul		
		Format				wo's comple	ement bin	ary			
		Bit Positio	n	76	5 5	4	3 2	2	1	0	
61	TON_RISE	Access		r ı	-		r	r	r	r/w	YES
•-		Function Default Va		1 1	Exponent		0 (лл С	antissa 0	0	
		Bit Positio		7 6	_	4	-	2	1	0	
		Access		r/w r/			-		r/w	r/w	
		Function				Mantiss	а				
		Default Va	lue	0 0) 1	0	1 (0	1	1	
		Returns one byt	e of inf	ormation wit	h a summary			odule fa	aults		
		Format		7 4	·		d Binary		2	1 0	
		Bit Positio Access	n	7 6 r r		4 r	3 r		2 r	1 0 r r	
78	STATUS_BYTE	Access								None	
		Flag		X O	FF VOUT_0	O_TUOI VC	DC VIN_I	UV TE	MP	CML of the	
		Default Va	lue	0 0) 0	0	0		0	Above 0 0	
		Returns two byt						/warni	ng con	•	
		Format			and Summary	Unsigned	B :		.5 001		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Flag	VOUT	IOUT/POUT	r x	MFR	PGOOD	х	х	Х	
		Default	0	0	0	0	0	0	0	0	
79	STATUS_WORD	Value Bit Position	_	-	_		-	-	_		
		Bit Position Access	7 r	6 r	5 r	4 r	3 r	2 r	1 r	0 r	
		7((6))									
		Flag	Х	OFF	VOUT_OV	IOUT_OC	VIN_UV	TEMP	CML	None of the above	
		Default									
		Value	0	Х	0	0	0	0	0	0	
		Returns one but	e of inf	ormation wit	h the status a	of the modul		voltar	a ralat	ed faults	
		Returns one byte of information with the status of the module's output voltage related faults Format Unsigned Binary									
7.0		Bit Positio	n	7	6 5	<u> </u>	3	2	1	0	
7A	STATUS_VOUT	Access		r	r r	r	r	r	r	r	
		Flag]	VOUT_O					Х	X	
		Default Va	lue	0	0 0	0	0	0	0	0	
											ļ





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

FGMD12SWR6006*A

Hex Code	Command	Brief Description	Non-Volatile Memory Storage
7B	STATUS_IOUT	Returns one byte of information with the status of the module's output current related faultsFormatUnsigned BinaryBit Position76543210AccessrrrrrrrrrrFlagIOUT_OC FaultXIOUT OC WarningXXXXXXDefault Value000000000	
7D	STATUS_TEMPERATURE	Returns one byte of information with the status of the module's temperature related faults Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r Flag OT_FAULT OT_WARN X X X X X Default Value 0 0 0 0 0 0 0	
7E	STATUS_CML	Returns one byte of information with the status of the module's communication related faults Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 Access r	
80	STATUS_MFR_SPECIFIC	Returns one byte of information with the status of the module specific faults or warning Format Bit Position 7 6 5 4 3 2 1 0 Access r r r r r r r r r R Flag OTFI x X IVADDR X X TWOPH_EN Default Value 0 0 0 0 0 0 0 0 OTFI nternal Temperature above Thermal Shutdown threshold IVADDR PMBUs address is not valid TWOPH_EN WOPH_EN Module is in 2 phase mode Shutdown threshold Iteration Shutdown threshold	
8B	READ_VOUT	Returns the value of the output voltage of the module. Exponent is fixed at -9. Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r	
8C	read_iout	Returns the value of the output current of the module Format Linear, two's complement binary Bit Position 7 6 5 4 3 2 1 0 Access r r r r r R r r r Function Exponent Mantissa Mantissa Mantissa O V V V Bit Position 7 6 5 4 3 2 1 0 No V V V V V V V V V V V V V V V V V O V	





Preliminary

Data Sheet

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Table	6	(Continued)
-------	---	-------------

Hex				-		-						Non-Volatile
Code	Command		Brief Description									Memory Storage
		Returns the value of th	ne extern	al tempe	rature in	degree C	elsius				_	
		Format			Linear,	two's coi	mplemen	t binary				
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	R	r	r	r		
		Function			Exponen	t			Mantissa	Э		
8E	8E READ_TEMPERATURE_2	Default Value	0	0	0	0	0	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function				Mar	itissa					
		Default Value	V	V	V	V	V	V	V	0		
		V - Variable									-	
							-					
		Returns one byte indic	ating the	module	is complia			c. 1.1 (re	ead only)		-	
		Format		1	1		d Binary	1	T	1 -		
98	PMBUS_REVISION	Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Default Value	0	0	0	1	0	0	0	1]	
		Datuma madula (*******										
		Returns module name	Informat	on		Unsigno	d Dinary				1	
		Format	7	6		Unsigne	d Binary	2	1	0		
		Bit Position	7	6	5		3	2	1	0		
		Access	r	r	r	r Poss	r	r	r	r	-	
D0	MFR_SPECIFIC_00	Function Default Value	0	0	0	1	rved	0	0	0	-	YES
			0	0	0	0	0 3	0	0	0		
		Bit Position Access	,		r		r	2	-		-	
		Function	r	r		r e Name	ſ	r	r Porr	r erved		
		Default Value	0	0	0		1	1	1			
			-	-	-		-	20% to	10% in 1	v		
		Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as VREF_TRIMx2 ⁻⁹ .										
		Exponent fixed at -9(c		11 120		001110.1						
		Format			Linear.	two's cor	mplemen	t binarv			1	
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r	r	r	r	r	r	r		
D4	VREF_TRIM	Function	<u> </u>	. ·	<u>. ·</u>		itissa	• · ·		· · ·	1	YES
		Default Value	V	V	V	V	V	V	V	V	1	
		Bit Position	7	6	5	4	3	2	1	0	1	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	1	
		Function	1	·	• • •		itissa				1	
		Default Value	V	V	V	V	V	V	V	V	1	
		Applies a fixed offset t	o the ref	erence v	oltage. A	djustmen	it is 0% t	o +10% i	in 2mV s	teps. Per	missible	
		values range between										
		VREF_TRIM)x2-9. Exp	onent fix									
		and ranges from -30%								-	_	
		Format			Linear,	two's cor	mplemen	t binary				
		Bit Position	7	6	5	4	3	2	1	0]	
D5	STEP_VREF_MARGIN_HIGH	Access	r	r	r	r	r	r	r	r]	YES
	—	Function		-			tissa	-	_		1	
		Default Value	V	V	V	V	V	V	V	V		
		Bit Position	7	6	5	4	3	2	1	0	1	
		Access	r	r	r	r/w	r/w	r/w	r/w	r/w		
		Function					tissa					
		Default Value	V	V	V	V	V	V	V	V		





Preliminary


FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Table 6 (Continued)

Hex Code	Command		Brief Description								Non-Volatile Memory Storage			
		Applies a fixed negative offset to the reference voltage. Adjustment is -20% to 0% in 2mV steps. Permissible values range between -120mV and 0mV) The offset is calculated as (STEP_VREF_MARGIN_LOW + VREF_TRIM)x2 ⁻⁹ .Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10%												
		-	Format					wo's co		nt binary	/			
		Bit Pos	ition	7	6		5	4	3	2	1	0		
D6	STEP_VREF_MARGIN_LOW	Access		r	r		r	r	r	r	r	r		YES
		Funct	ion					Mar	tissa					_
		Default	Value	V	V		V	V	V	V	V	V		
		Bit Pos	ition	7	6		5	4	3	2	1	0		
		Acce	ess	r	r	r.	/w	r/w	r/w	r/w	r/w	r/w		
		Funct	ion					Mar	itissa					
		Default	Value	V	V		V	V	V	V	V	V		
		Single comm limits as perc	entage of n		, VOU	IT_UNE	DER_\				JT_OVER	R_VOLTA	.GE(OV)	
	-	For	mat		- 1		1	-	nsigned	Binary				
		Bit Po	sition	7		6	5		4	3	2	1	0	
		Access r r r r r r	r	r/w	r/w									
				х	x		x	x	х	PCT_ MSB	PCT_ LSB			
D7	PCT_VOUT_FAULT_PG_LIMIT	Default PAGE Comm		0 Fable		Х	Х		Х	Х	Х	Х	0	
		PCT_M PCT_LS SB B		UV	(%)	PC LO (%	W	PGI HIGI (%)	H	PGH HIGH (%)	PGH LOW (I O\ %)	/ (%)	
		0	0	-16	.67	-12	2.5	-8.3	3	12.5	8.33	10	5.67	
		0	1	-12.5		-8.33		-4.17		8.33	4.17	′ 1	2.5	
		1	0	-29.17		-20.83		-16.67		8.33	4.17	1	2.5	
		1	1	-41.67		-37	-37.5		33	8.33	4.17	1	2.5	
		Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from and are a multiple of TON_RISE TIME						m 0 to 7						
		Format						Unsigne	d Binar		_	_		
D8	SEQUENCE_TON_TOFF_DELAY	Bit Position		7	6		5	4	3	2	1	0	1	
	-	Access		r/w	r/w		/w	r	r/w	r/w		r	1	
		Function			DN_D	1				OFF_DE	1		4	
		Default	Value	0	0		0	0	0	0	0	0		







4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 49. The preferred airflow direction for the module is in Figure 50.




Figure 49. Thermal Test Setup.

Preliminary

Data Sheet

The thermal reference points, T_{ref} used in the specifications are also shown in Figure 50. For reliable operation the temperatures at these points should not exceed 135°C. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.





Figure 50. Preferred airflow direction and location of hot-spot of the module (Tref).







Preliminary

FGMD12SWR6006*A


4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Example Application Circuit

Requirements:

Vin:	12V
Vout:	1.8V
lout:	2 4.5A max., worst case load transient is from 3A to 4.5A
∆Vout:	1.5% of Vout (27mV) for worst case load transient

Vin, ripple1.5% of Vin (180mV, p-p)



Cl1	Decoupling cap - $4x0.1\mu$ F/16V, 0402 size ceramic capacitor
CI2	4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
CI3	470μF/16V bulk electrolytic
CO1	Decoupling cap - $2x0.1\mu$ F/16V, 0402 size ceramic capacitor
CO2	3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO3	NA
CO4	Decoupling cap - $2x0.1\mu$ F/16V, 0402 size ceramic capacitor
CO5	3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO6	NA
CTune1	1500pF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune1	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
RTrim1	$10 \mathrm{k}\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)
CTune2	1500pF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune2	300 ohms SMT resistor (can be 1206, 0805 or 0603 size)
RTrim2	$10 \mathrm{k}\Omega$ SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

Note: The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.







FGMD12SWR6006*A


4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Mechanical Outline


Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)








Preliminary

END VIEW



1	2	3	4	5
18			•	6
17	19 20 21	22 23	24 25 26	7
16	28	12	27	8
ť	13 13		11 10	°

BOTTOM VIEW

PIN	FUNCTION	PIN	FUNCTION
1	VSNS1	15	ADDR1
2	VOUT1	16	TRIM1
3	PGND	17	Sig_GND
4	VOUT2	18	TRIM2
5	VSNS2	19	SYNC
6	SMBALERT#	20	PGND
7	DATA	21	PGND
8	CLK	22	PGND
9	ENABLE1	23	PGND
10	ENABLE2	24	PGND
11	VIN	25	PGND
12	PGND	26	PGND
13	VIN	27	PGOOD2
14	ADDRO	28	PGOOD1





Preliminary

FGMD12SWR6006*A


4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)



PIN	FUNCTION	PIN	FUNCTION
1	VSNS1	15	ADDR1
2	VOUT1	16	TRIM1
3	PGND	17	Sig_GND
4	VOUT2	18	TRIM2
5	VSNS2	19	SYNC
6	SMBALERT#	20	PGND
7	DATA	21	PGND
8	CLK	22	PGND
9	ENABLE1	23	PGND
10	ENABLE2	24	PGND
11	VIN	25	PGND
12	PGND	26	PGND
13	VIN	27	PGOOD2
14	ADDRO	28	PGOOD1






FGMD12SWR6006*A Preliminary

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Packaging Details

The 12V Digital Dual *Tomodachi*2 6A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel. All Dimensions are in millimeters and (in inches).







FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Surface Mount Information

Pick and Place

The 2 6A Digital Dual *Tomodachi* modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-airconvection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The2 x 6A Digital Dual *Tomodachi* modules have a MSL rating of 3

Storage and Handling

Preliminary

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Figure 51. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning* Application Note (AN04-001).





FGMD12SWR6006*A

4.5-14.4Vdc Input, 2 x 6A, 0.51-5.5Vdc Output

Part Number System

Product Series	Shape	Regulation	Input Voltage	Mounting Scheme	Output Channel	Output Voltage	Rated Current	ON/OFF Logic	Pin Shape
FG	м	D	12	S	w	R60	06	*	Α
Series Name	Medium	Digital Feature	Typ=12V	Surface Mount	Dual Channel	0.6V (Programmable: See page 15)	6A	N: Negative P: Positive	Standard

Preliminary

Notes

PATTERN DESIGN: Please prohibit patterns other than 0V shield pattern the pattern drawing under the product considering the interference etc. of the insulation failure and another circuit.

パターン設計:製品下面へのパターン引き回しは絶縁不良および他回路との干渉等を考慮して 0V シールドパターン以外のパタ −ンは禁止してください。

NUCLEAR AND MEDICAL APPLICATIONS: FDK Corporation products are not authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the written consent of FDK Corporation.

核および医療のアプリケーション: FDK製品は生命維持装置、危険な環境に使用される設備、または核制御システムなどにおける重要部品としては、FDKの承諾書なしでの使用は認可されません。

Operating Conditions: Do not use power modules under the following conditions because all these factors deteriorate the power module characteristics or cause failures. 1) Wet or humid locations, 2) corrosive or deoxidizing gas (Hydrogen sulfide, Sulfurous acid, Chloride and ammonia, etc), 3) Volatile or flammable gas, 4) Dusty conditions, 5) Under high pressure or low pressure, 6) location with salt water, oils, chemical liquids or organic solvents, or 7) Strong vibrations or mechanical impact.

使用環境: 本パワーモジュールを以下に示す環境でご使用にならないでください。これらはパワーモジュールの特性を劣化させ、 最悪の場合、故障の原因となります。1) 水がかかる場所や多湿のために結露するおそれのある場所、2) 腐食性、還 元性ガス (硫化水素、亜硫酸、塩素、アンモニア等) 雰囲気中、3) 揮発性、引火性のあるガス雰囲気、4) 粉塵の多い場 所、5) 減圧、または加圧された空気中、6) 塩水、油、薬液、有機溶剤にさらされる場所、又は 7) 過酷な振動、又は衝 撃が加わる場所

HIGH RELIABILITY AND LONG LIFE APPLICATIONS: If FDK Corporation products are used in high reliability or ling life applications, reduce temperature of the power modules and determine the condition on your own responsibility after confirming reliability and life time in your actual application.

高信頼性、及び長寿命が要求される装置での使用:本パワーモシュールを高信頼性、又は長寿命が要求される装置で使用 する場合には、本パワーモシュールの温度低減をするとともに、貴社様の責任において実装置上での信頼性と寿命を確認し て使用条件を決定してください。

CLEANSING : Cleansing of this power module is not recommended. When cleansing, determine a cleansing condition on your own responsibility after confirming there is no impact on the characteristics/performance of the power module.

洗浄:本パワーモジュールの洗浄は推奨いたしません。洗浄する場合の洗浄条件は、貴社様責任において本パワーモジュー ルの特性/性能に影響が無い事を確認して決定してください。

SPECIFICATION CHANGES AND REVISIONS: Specifications are revision-controlled, but are subject to change without notice.

仕様の変更と版数: 仕様は版数によって管理されていますが、予告なしで変更する場合がございます。CATION CHANGES AND REVISIONS: Specifications are version-controlled, but are subject to change without notice.