

## 66AK2G0x Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

### 1 Device Overview

#### 1.1 Features

- **Processor Cores:**
- ARM® Cortex®-A15 Microprocessor Unit (ARM A15) Subsystem at up to 600 MHz
  - Supports Full Implementation of ARMv7-A Architecture Instruction Set
  - Integrated SIMDv2 ( NEON™ Technology) and VFPv4 (Vector Floating Point)
  - 32KB of L1 Program Memory
  - 32KB of L1 Data Memory
  - 512KB of L2 Memory
  - Error Correction Code (ECC) Protection for L1 Data Memory ECC for L2 Memory
  - Parity Protection for L1 Program Memory
  - Global Timebase Counter (GTC)
    - 64-Bit Free-Running Counter That Provides Timebase for ARM A15 Internal Timers
    - Compliant to ARM V7 MPCore Architecture for Generic Timers
- C66x Fixed- and Floating-Point VLIW DSP Subsystem at up to 600 MHz
  - Fully Object-Code Compatible With C67x+ and C64x+ Cores
  - 32KB of L1 Program Memory
  - 32KB of L1 Data Memory
  - 1024KB of L2 Configurable as L2 RAM or Cache
  - Error Detection for L1 Program Memory
  - ECC for L1 Data Memory
  - ECC for L2 Data Memory
- **Industrial Subsystem:**
- Up to Two Programmable Real-Time Unit and Industrial Communication Subsystems (PRU-ICSS), Each Supports:
  - Two Programmable Real-Time Units (PRUs) With Enhanced Multiplier and Accumulator, Each PRU Supports:
    - 16KB of Program Memory With ECC
    - 8KB of Data Memory With ECC
    - CRC32 and CRC16 Hardware Accelerator
    - 20 × Enhanced GPIO
    - Serial Capture Unit (SCU), Supporting Direct Connection, 16-bit Parallel Capture, 28-bit Shift, MII\_RT, EnDat 2.2 Protocol and Sigma-Delta Demodulation
    - Scratch Pad and XFR Direct Connect
  - 64KB of General-Purpose Memory With ECC
- One Ethernet MII\_RT Module with Two MII Ports Configurable for Connection With Each PRU; Support Multiple Industrial Communication Protocols
- Industrial Ethernet Peripheral (IEP) to Manage and Generate Industrial Ethernet Functions
- Built-In Universal Asynchronous Receiver and Transmitter (UART) 16550, With a Dedicated 192-MHz Clock to Support 12-Mbps PROFIBUS®
- Built-In Industrial Ethernet 64-Bit Timer
- Built-In Enhanced Capture Module (eCAP)
- **Memory Subsystem:**
- Multicore Shared Memory Controller (MSMC) With 1024KB of Shared L2 RAM
  - Provides High-Performance Interconnect to Internal Shared SRAM and DDR EMIF for Both ARM A15 and C66x Access
  - Supports ARM I/O Coherency Where ARM A15 is Cache Coherent to Other System Masters Accessing the MSMC-SRAM or DDR EMIF
  - Supports ECC on SRAM
- Up to 36-Bit DDR External Memory Interface (EMIF)
  - Supports DDR3L at up to 800 MT/s
  - Supports 4-GB Memory Address Range
  - Supports 32-Bit SDRAM Data Bus With 4-bit ECC
  - Supports 16-Bit and 32-Bit SDRAM Data Bus Without ECC
- General-Purpose Memory Controller (GPMC)
  - Flexible 8- and 16-Bit Asynchronous Memory Interface With up to Four Chip Selects
  - Supports NAND, NOR, Muxed-NOR, SRAM
  - Supports General-Purpose Memory-Port Expansion With the Following Modes:
    - Asynchronous Read and Write Access
    - Asynchronous Read Page Access (4-, 8-, 16-Word16)
    - Synchronous Read and Write Access
    - Synchronous Read Burst Access Without Wrap Capability (4-, 8-, 16-Word16)
  - Up to 16-Bit ECC Support for NAND Flash Using BCH Code (t = 4, 8, or 16) or Hamming Code



- Error Location Module (ELM)
  - Used With the GPMC to Locate Addresses of Data Errors From Syndrome Polynomials Generated Using a BCH Algorithm
  - Supports 4-Bit, 8-Bit and 16-Bit per 512-Byte Block Error Location Based on BCH Algorithms
  - Provides ECC Calculation (Up to 16 bits) for NAND Support
- **Network Subsystem (NSS):**
- Ethernet MAC Subsystem (EMAC)
  - One-Port Gigabit Ethernet: RMII, MII, RGMII
  - Supports 10-, 100-, 1000-Mbps Full Duplex
  - Supports 10-, 100-Mbps Half Duplex
  - Supports Ethernet Audio Video Bridging (eAVB)
  - Maximum Frame Size 2016 Bytes (2020 Bytes With VLAN)
  - Eight Priority Level QOS Support (802.1p)
  - IEEE 1588v2 (2008 Annex D, Annex E, and Annex F) to Facilitate Audio Video Bridging 802.1AS Precision Time Protocol
  - CPTS Module With Timestamping Support for IEEE 1588v2
  - DSCP Priority Mapping (IPv4 and IPv6)
  - MDIO Module for PHY Management
  - Enhanced Statistics Collection
- Navigator Subsystem (NAVSS)
  - Built-In Packet DMA Controller for Optimized Network Processing
  - Built-In Queue Manager (QM) for Optimized Network Processing
    - Supports up to 128 Queues
    - 2048 Buffers Supported in Internal Queue RAM
- Crypto Engine (SA) Supports:
  - Crypto Function Library for AES, DES, 3DES, SHA1, MD5, SHA2-224 and SHA2-256 Operations
  - Block Data Encryption Supported Through Hardware Cores
    - AES With 128-, 192-, and 256-Bit Key Supports
    - DES and 3DES With 1, 2, or 3 Different Key Support
  - Programmable Mode Control Engine (MCE)
  - Public Key Accelerator (PKA) With Elliptic Curve Cryptography
  - Elliptic Curve Diffie–Hellman (ECDH) Based Key Exchange and Digital Signature (ECDSA) Applications
  - Authentication for SHA1, MD5, SHA2-224 and SHA2-256
  - Keyed HMAC Operation Through Hardware Core
  - True Random Number Generator (TRNG)
- **Display Subsystem:**
  - Supports One Video Pipe With In-Loop Scaling, Color Space
  - Conversion and Background Color Overlay
  - Input Data Format: BITMAP, RGB16, RGB24, RGB32, ARGB16, ARGB32, YUV420, YUV422, and RGB565-A8
  - Supported Display Interfaces:
    - MIPI<sup>®</sup> DPI 2.0 Parallel Interface
    - RFBI (MIPI-DBI 2.0) up to QVGA at 30fps
    - BT.656 4:2:2
    - BT.1120 4:2:2 up to 1920 × 1080 at 30fps
  - In-Loop Scaling Capability
  - LCD Display Interface Supports:
    - Active Matrix (TFT)
    - Passive Matrix (STN)
    - Grayscale
    - TDM
    - AC Bias Control
    - Dither
    - CPR
  - **High-Speed Serial Interfaces:**
    - PCI Express<sup>®</sup> 2.0 Port with Integrated PHY:
      - Single Lane Gen2-Compliant Port
      - Root Complex (RC) and End Point (EP) Modes
    - Up to Two USB 2.0 High-Speed Dual-Role Ports With Integrated PHYs, Support:
      - Dual-role-device (DRD) Capability With:
        - USB 2.0 Peripheral (or Device) at HS (480Mbps) and FS (12Mbps) Speeds
        - USB 2.0 Host at HS (480Mbps), FS (12Mbps), and LS (1.5Mbps) Speeds
        - USB 2.0 Static Peripheral and Static Host Operations
      - xHCI Controller With the Following Features:
        - Compatible to the xHCI Specification (revision 1.1) in Host Mode
        - All Modes of Transfer (Control, Bulk, Interrupt, and Isochronous)
        - 15 Transmit (TX), 15 Receive (RX) Endpoints (EPs), and One Bidirectional EP0 Endpoint
    - **Flash Media Interfaces:**
      - QSPI<sup>™</sup> With XIP and up to Four Chip Selects, Supports:
        - Memory-Mapped Direct Mode of Operation for Performing FLASH Data Transfers and Executing Code From FLASH Memory (XIP)
        - Supports up to 96 MHz
        - Internal SRAM Buffer With ECC
        - High Speed Read Data Capture Mechanism

- Two Multimedia Card (MMC) and Secure Digital (SD) Ports
  - Supports JEDEC JESD84 v4.5-A441 and SD3.0 Physical Layer With SDA3.00 Standards
  - MMC0 Supports 3.3-V I/O for:
    - SD DS and HS Mode
    - eMMC Mode HS-SDR and DDR up to 48 MHz
  - MMC1 Supports 1.8-V I/O Modes for eMMC, Including HS-SDR and DDR at up to 48 MHz With 4- and 8-Bit Bus Width
- **Audio Peripherals:**
- Three Multichannel Audio Serial Port (McASP) Peripherals
  - Transmit and Receive Clocks up to 50 MHz
  - Two Independent Clock Zones and Independent Transmit and Receive Clocks per McASP
  - Up to 16-, 10-, 6-Serial Data Pins for McASP0, McASP1, and McASP2, Respectively
  - Supports TDM, I2S, and Similar Formats
  - Supports DIT Mode
  - Built-In FIFO Buffers for Optimized System Traffic
- Multichannel Buffered Serial Port (McBSP)
  - Transmit and Receive Clocks up to 50 MHz
  - Two Clock Zones and Two Serial-Data Pins
  - Supports TDM, I2S, and Similar Formats
- **Automotive Peripherals:**
- Two Controller Area Network (CAN) Ports
  - Supports CAN v2.0 Part A, B (ISO 11898-1) Protocol
  - Bit Rates up to 1 Mbps
  - Dual Clock Source
  - ECC Protection for Message RAM
- One Media Local Bus (MLB)
  - Supports Both 3-Pin (Up to MOST50, 1024 x Fs) and 6-Pin (Up to MOST150, 2048 x Fs) Versions of MediaLB<sup>®</sup> Physical Layer Specification v4.2
  - Supports All Types of Data Transfer Over 64 Logical Channels (Synchronous Stream, Isochronous, Asynchronous Packet, Control Message)
  - Supports 3-Wire MOST 150 Protocol
- **Real-Time Control Interfaces:**
- Six Enhanced High Resolution Pulse Width Modulation (eHRPWM) Modules, Each Counter Supports:
  - Dedicated 16-Bit Time-Base With Period and Frequency Control
  - Two Independent PWM Outputs With Single Edge Operation
  - Two Independent PWM Outputs With Dual-Edge Symmetric Operation
  - One Independent PWM Output With Dual-Edge Asymmetric Operation
- Two 32-Bit Enhanced Capture Modules (eCAP):
  - Supports One Capture Input or One Auxiliary PWM Output Configuration Options
  - 4-Event Time-Stamp Registers (Each 32-Bits)
  - Interrupt on Either of the Four Events
- Three 32-Bit Enhanced Quadrature Pulse Encoder Modules (eQEP), Each Supports:
  - Quadrature Decoding
  - Position Counter and Control Unit for Position Measurement
  - Unit Time Base for Speed and Frequency Measurement
- **General Connectivity:**
- Three Inter-Integrated Circuit (I<sup>2</sup>C) Interfaces, Each Supports:
  - Standard (up to 100 kHz) and Fast (up to 400 kHz) Modes
  - 7-Bit Addressing Mode
  - Supports EEPROM Size Up to 4Mbit
- Four Serial Peripheral Interfaces (SPI), Each Supports:
  - Operates at up to 50 MHz in Master Mode and 25 MHz in Slave Mode
  - Two Chip Selects
- Three UART Interfaces
  - All UARTs are 16C750-Compatible and Operate at Up to 3M Baud
  - UART0 Supports 8 Pins With Full Modem Control, With DSR, DTR, DCD, and RI Signals
  - UART1 and UART2 are 4-Pin Interfaces
- General-Purpose I/O (GPIO)
  - Up to 212 GPIOs Muxed With Other Interfaces
  - Can be Configured as Interrupt Pins
- **Timers and Miscellaneous Modules:**
- Seven 64-Bit Timers:
  - Two 64-Bit Timers Dedicated to ARM A15 and DSP Cores (One Timer per Core)
    - Watchdog and General-Purpose (GP)
  - Four 64-Bit Timers are Shared for General Purposes
  - Each 64-Bit Timer Can be Configured as Two Individual 32-Bit Timers
  - One 64-Bit Timer Dedicated for PMMC
  - Two Timers Input/Output Pin Pairs
- Interprocessor Communication With:
  - Message Manager to Facilitate Multiprocessor Access to the PMMC:
    - Provides Hardware Acceleration for Pushing and Popping Messages to/from Logical Queues

- Supports Up to 64 Queues and 128 Messages
- Semaphore Module With Up to 64 Independent Semaphores and 16 Masters (device cores)
- EDMA With 128 (2 × 64) Channels and 1024 (2 × 512) PaRAM Entries
- **Keystone II System on Chip (SoC) Architecture:**
- Security
  - Supports General-Purpose (GP) and High-Secure (HS) Devices
  - Supports Secure Boot
  - Supports Customer Secondary Keys
  - 4KB of One-Time Programmable (OTP) ROM for Customer Keys
- Power Management
  - Integrated Power Management Microcontroller (PMMC) Technology
- Supports Primary Boot From UART, I<sup>2</sup>C, SPI, GPMC, SD or eMMC, USB Device Firmware Upgrade v1.1, PCIe<sup>®</sup>, and Ethernet Interfaces
- Keystone II Debug Architecture With Integrated ARM CoreSight™ Support and Trace Capability
- **Operating Temperature (T<sub>J</sub>):**
  - –40°C to 125°C (Automotive)
  - –40°C to 105°C (Extended)
  - 0°C to 90°C (Commercial)

## 1.2 Applications

- Industrial Communications and Controls
- Automotive Audio Amplifiers
- Home Audio
- Professional Audio
- Power Protection
- Other Embedded Systems

## 1.3 Description

66AK2G0x is a family of heterogeneous multicore System-on-Chip (SoC) devices based on TI's field-proven Keystone II (KS2) architecture. These devices address applications that require both DSP and ARM performance, with integration of high-speed peripheral and memory interfaces, hardware acceleration for network and cryptography functions, and high-level operating systems (HLOS) support.

Similar to existing KS2-based SoC devices, the 66AK2G0x enables both the DSP and ARM cores to master all memory and peripherals in the system. This architecture facilitates maximum software flexibility where either DSP- or ARM-centric system designs can be achieved.

The 66AK2G0x significantly improves device reliability by extensively implementing error correction code (ECC) in processor cores, shared memory, embedded memory in modules, and external memory interfaces. Full analysis of soft error rate (SER) and power-on-hours (POH) shows that the designated 66AK2G0x parts satisfy a wide range of industrial and automotive requirements.

Accompanied by the new Processor SDK, the 66AK2G0x development platform enables unprecedented ease-of-use with main line open source Linux, CCS 6.x, a wide range of OS-independent device drivers, as well as TI-RTOS that enables seamless task management across processor cores. The device also features advanced debug and trace technology with the latest innovations from TI and ARM, such as system trace and seamless integration of the ARM CoreSight components.

Secure boot can also be made available for anticloning and illegal software update protection. For more information about secure boot, contact your TI sales representative.


**Table 1-1. Device Information<sup>(1)</sup>**

| PART NUMBER | PACKAGE     | BODY SIZE         |
|-------------|-------------|-------------------|
| 66AK2G02    | NFBGA (625) | 21.0 mm × 21.0 mm |
| 66AK2G01    | NFBGA (625) | 21.0 mm × 21.0 mm |

(1) For more information, see [Section 9, Mechanical Packaging and Orderable Information](#).

### 1.4 Functional Block Diagram

Figure 1-1 is a block diagram of the device.



ADVANCE INFORMATION

intro\_001

Copyright © 2016, Texas Instruments Incorporated

**Figure 1-1. Functional Block Diagram**

## Table of Contents

|          |   |                            |          |   |                            |
|----------|---|----------------------------|----------|---|----------------------------|
| <b>1</b> | <b>Device Overview</b>                                | <b><a href="#">1</a></b>   | 6.2      | Functional Block Diagram                                  | <a href="#">173</a>        |
| 1.1      | Features  | <a href="#">1</a>          | 6.3      | ARM A15   | <a href="#">174</a>        |
| 1.2      | Applications  | <a href="#">4</a>          | 6.4      | C66x DSP Subsystem  | <a href="#">175</a>        |
| 1.3      | Description   | <a href="#">4</a>          | 6.5      | C66x Cache Subsystem                                      | <a href="#">176</a>        |
| 1.4      | Functional Block Diagram                              | <a href="#">5</a>          | 6.6      | PRU-ICSS  | <a href="#">176</a>        |
| <b>2</b> | <b>Revision History</b>                               | <b><a href="#">7</a></b>   | 6.7      | Memory Subsystem  | <a href="#">178</a>        |
| <b>3</b> | <b>Device Comparison</b>                              | <b><a href="#">8</a></b>   | 6.8      | Interprocessor Communication                              | <a href="#">181</a>        |
| 3.1      | Related Products                                      | <a href="#">9</a>          | 6.9      | EDMA  | <a href="#">183</a>        |
| <b>4</b> | <b>Terminal Configuration and Functions</b>           | <b><a href="#">10</a></b>  | 6.10     | Peripherals   | <a href="#">184</a>        |
| 4.1      | Pin Diagram   | <a href="#">10</a>         | <b>7</b> | <b>Applications, Implementation, and Layout</b>           | <b><a href="#">202</a></b> |
| 4.2      | Pin Attributes  | <a href="#">10</a>         | 7.1      | DDR3L Board Design and Layout Guidelines                  | <a href="#">202</a>        |
| 4.3      | Signal Descriptions                                   | <a href="#">41</a>         | 7.2      | High Speed Differential Signal Routing Guidance           | <a href="#">222</a>        |
| 4.4      | Pin Multiplexing                                      | <a href="#">72</a>         | 7.3      | Power Distribution Network Implementation<br>Guidance     | <a href="#">222</a>        |
| 4.5      | Connections for Unused Pins                           | <a href="#">83</a>         | 7.4      | Single-Ended Interfaces                                   | <a href="#">223</a>        |
| <b>5</b> | <b>Specifications</b>                                 | <b><a href="#">84</a></b>  | 7.5      | Clock Routing Guidelines                                  | <a href="#">223</a>        |
| 5.1      | Absolute Maximum Ratings                              | <a href="#">84</a>         | <b>8</b> | <b>Device and Documentation Support</b>                   | <b><a href="#">225</a></b> |
| 5.2      | ESD Ratings   | <a href="#">84</a>         | 8.1      | Device Nomenclature                                       | <a href="#">225</a>        |
| 5.3      | Power-On-Hour (POH) Limits <sup>(1)(2)(3)</sup>       | <a href="#">84</a>         | 8.2      | Tools and Software  | <a href="#">226</a>        |
| 5.4      | Recommended Operating Conditions                      | <a href="#">85</a>         | 8.3      | Documentation Support                                     | <a href="#">226</a>        |
| 5.5      | Operating Performance Points                          | <a href="#">86</a>         | 8.4      | Related Links   | <a href="#">226</a>        |
| 5.6      | Power Consumption Summary                             | <a href="#">86</a>         | 8.5      | Receiving Notification of Documentation Updates           | <a href="#">227</a>        |
| 5.7      | Electrical Characteristics                            | <a href="#">87</a>         | 8.6      | Community Resources                                       | <a href="#">227</a>        |
| 5.8      | Thermal Resistance Characteristics for ZBB<br>Package | <a href="#">93</a>         | 8.7      | Trademarks  | <a href="#">227</a>        |
| 5.9      | Timing and Switching Characteristics                  | <a href="#">94</a>         | 8.8      | Electrostatic Discharge Caution                           | <a href="#">227</a>        |
| <b>6</b> | <b>Detailed Description</b>                           | <b><a href="#">172</a></b> | 8.9      | Glossary  | <a href="#">227</a>        |
| 6.1      | Overview  | <a href="#">172</a>        | <b>9</b> | <b>Mechanical Packaging and Orderable<br/>Information</b> | <b><a href="#">228</a></b> |

## 2 Revision History

| Changes from April 3, 2017 to June 8, 2017 (from D Revision (April 2017) to E Revision)   | Page                |
|---|---------------------|
| • Changed all instances of „No“ to „Not Supported“. Added a note to Device Comparison table .....   | <a href="#">8</a>   |
| • Updated DDR3_RZQ0 and DDR3_RZQ1 resistor values .....   | <a href="#">44</a>  |
| • Added specific resistor values to USBi Analog Kelvin Connection pins in USB Signal Descriptions Table .....                                   | <a href="#">53</a>  |
| • Removed I2C_* PADCONFIG register from <a href="#">Table 4-28</a> Pin Multiplexing .....   | <a href="#">72</a>  |
| • Added DDR3_CBDQS_N/P balls to <a href="#">Table 4-29</a> Unused Balls Specific Connection Requirements .....                                  | <a href="#">83</a>  |
| • Moved SPI0_SCSn0 and SPI1_SCSn0 signals to the second row of the tie-off specific connection requirements in <a href="#">Table 4-29</a> ..... | <a href="#">83</a>  |
| • Updated <a href="#">Section 5.3</a> <i>Power-On-Hour (POH) Limits</i> .....   | <a href="#">84</a>  |
| • Removed voltage references from Power-Up Sequencing diagram.....  | <a href="#">95</a>  |
| • Added External Single-ended Input Clock subsection for LVDS input clock operation .....   | <a href="#">100</a> |
| • Deleted parentheses from stop bit 1.5 and 2 (parameter U3) to consistent with the values for stop bit 1 .....                                 | <a href="#">169</a> |

### 3 Device Comparison

Table 3-1 lists the features of the 66AK2G0x devices.

**Table 3-1. Device Comparison**

| FEATURES   | REFERENCE NAME     | 66AK2G02                                 | 66AK2G01                                 |
|--|--------------------|--|--|
| <b>PROCESSORS AND ACCELERATORS</b>   |                    |  |  |
| Speed Grades   |                    | See Table 5-1                            | See Table 5-1                            |
| ARM Cortex-A15 Microprocessor Subsystem                                      | ARM A15            | Yes                                      | Yes                                      |
| C66x VLIW Digital Signal Processor   | C66x               | Yes                                      | Yes                                      |
| Power Management Micro Controller  | PMMC               | Yes                                      | Yes                                      |
| Display Subsystem  | DSS                | Yes                                      | Not Supported <sup>(1)</sup>             |
| <b>PROGRAM AND DATA STORAGE</b>  |                    |  |  |
| Multicore Shared Memory Controller   | MSMC               | Up to 1MB (On-Chip Shared SRAM With ECC) | Up to 1MB (On-Chip Shared SRAM With ECC) |
| General-Purpose Memory Controller  | GPMC               | Up to 1GB                                | Up to 1GB                                |
| DDR External Memory Interface  | EMIF               | Up to 4GB (32 Bit data)                  | Up to 2GB (16 Bit data)                  |
|  | SECDED/ECC         | Yes                                      | Not Supported <sup>(1)</sup>             |
| Error Location Module  | ELM                | Yes                                      | Yes                                      |
| <b>PERIPHERALS</b>   |                    |  |  |
| Dual Controller Area Network Interface                                       | DCAN               | 2  | 2  |
| Enhanced Direct Memory Access  | EDMA               | Yes                                      | Yes                                      |
| Network Subsystem  | EMAC               | RMII, MII, RGMII With eAVB               | RMII, MII, RGMII With eAVB               |
|  | NAVSS              | PKTDMA and QM                            | PKTDMA and QM                            |
|  | SA                 | Yes                                      | Yes                                      |
| General-Purpose I/O  | GPIO               | Up to 212                                | Up to 212                                |
| Inter-Integrated Circuit Interface   | I2C                | 3  | 3  |
| Message Manager  | MSGMGR             | Yes                                      | Yes                                      |
| Semaphore  | SEM                | Yes                                      | Yes                                      |
| Media Local Bus Subsystem  | MLB                | Yes (3-pin or 6-pin Modes)               | Yes (3-pin or 6-pin Modes)               |
| Multichannel Buffered Serial Port  | McBSP              | Yes                                      | Yes                                      |
| Multichannel Audio Serial Port   | McASP0             | 16 Serializers                           | 16 Serializers                           |
|  | McASP1             | 10 Serializers                           | 10 Serializers                           |
|  | McASP2             | 6 Serializers                            | 6 Serializers                            |
| MultiMedia Card, Secure Digital Interface (MMC/SD)                           | MMC0               | eMMC, SD (3.3 V) - 8-bits                | eMMC, SD (3.3 V) - 8-bits                |
|  | MMC1               | eMMC (1.8 V) - 8-bits                    | eMMC (1.8 V) - 8-bits                    |
| PCI Express 2.0 Port with Integrated PHY                                     | PCIESS             | Yes (Single-Lane Mode)                   | Not Supported <sup>(1)</sup>             |
| Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem | PRU-ICSS           | 2  | Not Supported <sup>(1)</sup>             |
| Serial Peripheral Interface  | SPI                | 4  | 4  |
| Quad SPI   | QSPI               | Yes                                      | Yes                                      |
| General-Purpose Timers   | TIMER_1 to TIMER_4 | 4  | 4  |
| General-Purpose or Watchdog Timer Dedicated to ARM                           | TIMER_5            | 1  | 1  |
| General-Purpose or Watchdog Timer Dedicated to DSP                           | TIMER_0            | 1  | 1  |
| Dedicated to PMMC Timer  | TIMER_6            | 1  | 1  |
| Enhanced PWM Module  | ePWM               | 6  | 6  |
| Enhanced Capture Module  | eCAP               | 2  | 2  |



**Table 3-1. Device Comparison (continued)**

| FEATURES   | REFERENCE NAME | 66AK2G02 | 66AK2G01         |
|--|----------------|----------|------------------|
| Enhanced Quadrature Encoder Pulse Module                                       | eQEP           | 3        | 3                |
| Universal Asynchronous Receiver and Transmitter                                | UART           | 3        | 3                |
| Universal Serial Bus (USB2.0) High Speed Dual-Role-Device (DRD) Ports with PHY | USB            | 2        | 1 <sup>(2)</sup> |

(1) Features noted as “Not Supported,” must not be used. Their functionality is not supported by TI for this family of devices. These features are subject to removal without notice on future device revisions. Any information regarding the unsupported features has been retained in the documentation solely for the purpose of clarifying signal names or for consistency with previous feature descriptions.

(2) The USB0 port is **NOT supported** in the 66AK2G01 device.

### 3.1 Related Products

**Digital Signal Processors** DSPs bring computing performance, real-time processing, and power efficiency to diverse applications ranging from sensors to servers. Our product range spans high-performance real-time needs, to power-efficient processors with industry-leading lowest active power needs. Choose one of the following scalable solutions.

**C6000 Multicore DSP + ARM SoC** TI DSP + ARM processors include a wide range of device choices that deliver the highest performance at the lowest power levels and costs. TI DSP + ARM solutions range from single core ARM9 + C674x DSP to quad-core ARM Cortex-A15 + 8xC66x DSP cores.

#### 66AK2x Multicore DSP + ARM Processors

**Companion Products for 66AKG0x/66AKG1x** Review products that are frequently purchased or used in conjunction with this product.

**Reference Designs for 66AKG0x/66AKG1x** TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump-start your system design, all TI Designs include schematic or block diagrams, BOMs and design files to speed your time to market. Search and download designs at [ti.com/tidesigns](http://ti.com/tidesigns).

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagram

Figure 4-1 shows the ball locations for the 625 plastic ball grid array (NFBGA) package that are used in conjunction with Table 4-1 through Table 4-27 to locate signal names and ball grid numbers.




Figure 4-1. ZBB NFBGA-N625 Package (Bottom View)

### 4.2 Pin Attributes

Table 4-1 describes the terminal characteristics and the signals multiplexed on each ball.

Table 4-1. Pin Attributes

| BALL NUMBER [1]   | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|---|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| C17   | AUDOSC_IN     | AUDOSC_IN       |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | Analog           |                        |           |
| A17   | AUDOSC_OUT    | AUDOSC_OUT      |        | 0           | O        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | Analog           |                        |           |
| N6  | AVDDA_ARMPLL  | AVDDA_ARMPLL    |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| W20   | AVDDA_DDRPLL  | AVDDA_DDRPLL    |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| N20   | AVDDA_DSSPLL  | AVDDA_DSSPLL    |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| G8  | AVDDA_ICSSPLL | AVDDA_ICSSPLL   |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| M19   | AVDDA_MAINPLL | AVDDA_MAINPLL   |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| G14   | AVDDA_NSSPLL  | AVDDA_NSSPLL    |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| G10   | AVDDA_UARTPLL | AVDDA_UARTPLL   |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| Y3  | BOOTCOMPLETE  | BOOTCOMPLETE    |        | 0           | OZ       | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| L21   | CPTS_REFCLK_N | CPTS_REFCLK_N   |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| K21   | CPTS_REFCLK_P | CPTS_REFCLK_P   |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| J10, J14, J16, K11, K13, K15, K17, K9, L10, L12, L14, L16, L18, M11, M13, M15, M17, M9, N10, N12, N14, N16, P11, P13, P15, P17, P9, R10, R12, R14, R16, R18, R8, T11, T15, T17, T9, U16 | CVDD          | CVDD            |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| J12, M5, N18, N8, T13   | CVDD1         | CVDD1           |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| R5  | DCAN0_RX      | DCAN0_RX        |        | 0           | I        | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|   |               | GPIO1_57        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| P5  | DCAN0_TX      | DCAN0_TX        |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|   |               | GPIO1_56        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AC13  | DDR3_CASn     | DDR3_CASn       |        | 0           | OZ       | OFF                  | DRIVE 1 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y11   | DDR3_CBDQM    | DDR3_CBDQM      | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD12  | DDR3_CBDQS_N  | DDR3_CBDQS_N    | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE12  | DDR3_CBDQS_P  | DDR3_CBDQS_P    | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE13  | DDR3_RASn     | DDR3_RASn       |        | 0           | OZ       | OFF                  | DRIVE 1 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y18   | DDR3_RESETr   | DDR3_RESETr     |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | LVC MOS          |                        |           |
| Y9  | DDR3_VREFSSTL | DDR3_VREFSSTL   |        | 0           | A        |                      |                           | 0                           | 0.675 V                | n/a        |          | Analog           |                        |           |
| Y13   | DDR3_WEn      | DDR3_WEn        |        | 0           | OZ       | OFF                  | DRIVE 1 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| AC15            | DDR3_A00      | DDR3_A00        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y15             | DDR3_A01      | DDR3_A01        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC16            | DDR3_A02      | DDR3_A02        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA15            | DDR3_A03      | DDR3_A03        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB16            | DDR3_A04      | DDR3_A04        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE17            | DDR3_A05      | DDR3_A05        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC14            | DDR3_A06      | DDR3_A06        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB15            | DDR3_A07      | DDR3_A07        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC17            | DDR3_A08      | DDR3_A08        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB17            | DDR3_A09      | DDR3_A09        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB14            | DDR3_A10      | DDR3_A10        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA16            | DDR3_A11      | DDR3_A11        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA17            | DDR3_A12      | DDR3_A12        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA12            | DDR3_A13      | DDR3_A13        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y17             | DDR3_A14      | DDR3_A14        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y16             | DDR3_A15      | DDR3_A15        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA14            | DDR3_BA0      | DDR3_BA0        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB13            | DDR3_BA1      | DDR3_BA1        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD17            | DDR3_BA2      | DDR3_BA2        |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA11            | DDR3_CB00     | DDR3_CB00       | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB11            | DDR3_CB01     | DDR3_CB01       | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC11            | DDR3_CB02     | DDR3_CB02       | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC12            | DDR3_CB03     | DDR3_CB03       | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD13            | DDR3_CEn0     | DDR3_CEn0       |        | 0           | OZ       | OFF                  | DRIVE 1 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |

**ADVANCE INFORMATION**

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| AB18            | DDR3_CKE0      | DDR3_CKE0       |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD15            | DDR3_CLKOUT_N0 | DDR3_CLKOUT_N0  |        | 0           | OZ       | OFF                  |                           | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD16            | DDR3_CLKOUT_N1 | DDR3_CLKOUT_N1  |        | 0           | OZ       | OFF                  |                           | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE15            | DDR3_CLKOUT_P0 | DDR3_CLKOUT_P0  |        | 0           | OZ       | OFF                  |                           | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE16            | DDR3_CLKOUT_P1 | DDR3_CLKOUT_P1  |        | 0           | OZ       | OFF                  |                           | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD2             | DDR3_D00       | DDR3_D00        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y4              | DDR3_D01       | DDR3_D01        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC3             | DDR3_D02       | DDR3_D02        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC2             | DDR3_D03       | DDR3_D03        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE3             | DDR3_D04       | DDR3_D04        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA4             | DDR3_D05       | DDR3_D05        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD3             | DDR3_D06       | DDR3_D06        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB3             | DDR3_D07       | DDR3_D07        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA6             | DDR3_D08       | DDR3_D08        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y7              | DDR3_D09       | DDR3_D09        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y6              | DDR3_D10       | DDR3_D10        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC5             | DDR3_D11       | DDR3_D11        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB6             | DDR3_D12       | DDR3_D12        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| Y5              | DDR3_D13       | DDR3_D13        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC4             | DDR3_D14       | DDR3_D14        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB5             | DDR3_D15       | DDR3_D15        |        | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB7             | DDR3_D16       | DDR3_D16        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB8             | DDR3_D17       | DDR3_D17        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC7             | DDR3_D18       | DDR3_D18        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA7             | DDR3_D19       | DDR3_D19        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA8             | DDR3_D20       | DDR3_D20        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC6             | DDR3_D21       | DDR3_D21        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE7             | DDR3_D22       | DDR3_D22        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD7             | DDR3_D23       | DDR3_D23        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA10            | DDR3_D24       | DDR3_D24        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE10            | DDR3_D25       | DDR3_D25        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD10            | DDR3_D26       | DDR3_D26        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC10            | DDR3_D27       | DDR3_D27        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC9             | DDR3_D28       | DDR3_D28        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB10            | DDR3_D29       | DDR3_D29        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB9             | DDR3_D30       | DDR3_D30        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |

**ADVANCE INFORMATION**

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| Y8              | DDR3_D31      | DDR3_D31        | No     | 0           | IOZ      | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AB4             | DDR3_DQM0     | DDR3_DQM0       |        | 0           | OZ       | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA5             | DDR3_DQM1     | DDR3_DQM1       |        | 0           | OZ       | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AC8             | DDR3_DQM2     | DDR3_DQM2       |        | 0           | OZ       | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA9             | DDR3_DQM3     | DDR3_DQM3       |        | 0           | OZ       | OFF                  | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE2             | DDR3_DQS0_N   | DDR3_DQS0_N     |        | 0           | IOZ      | PU                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD1             | DDR3_DQS0_P   | DDR3_DQS0_P     |        | 0           | IOZ      | PD                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE4             | DDR3_DQS1_N   | DDR3_DQS1_N     |        | 0           | IOZ      | PU                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD4             | DDR3_DQS1_P   | DDR3_DQS1_P     |        | 0           | IOZ      | PD                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD6             | DDR3_DQS2_N   | DDR3_DQS2_N     |        | 0           | IOZ      | PU                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE6             | DDR3_DQS2_P   | DDR3_DQS2_P     |        | 0           | IOZ      | PD                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AD9             | DDR3_DQS3_N   | DDR3_DQS3_N     |        | 0           | IOZ      | PU                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AE9             | DDR3_DQS3_P   | DDR3_DQS3_P     |        | 0           | IOZ      | PD                   | OFF                       | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| AA13            | DDR3_ODT0     | DDR3_ODT0       |        | 0           | OZ       | OFF                  | DRIVE 0 (OFF)             | 0                           | 1.35 V                 | DVDD_DDR   |          | HSTL             | PU/PD                  |           |
| W12             | DDR3_RZQ0     | DDR3_RZQ0       |        | 0           | A        |                      |                           | 0                           | n/a                    | n/a        |          | Analog           |                        |           |
| V9              | DDR3_RZQ1     | DDR3_RZQ1       |        | 0           | A        |                      |                           | 0                           | n/a                    | n/a        |          | Analog           |                        |           |
| AD24            | DDR_CLK_N     | DDR_CLK_N       |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| AE24            | DDR_CLK_P     | DDR_CLK_P       |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| V22             | DSS_DATA0     | DSS_DATA0       | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPMC_A1         |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_53        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA0  | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| U21             | DSS_DATA1     | DSS_DATA1       | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPMC_A2         |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP2_S         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_52        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA1  | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| W22             | DSS_DATA2     | DSS_DATA2       | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           |                        | 0         |
|                 |               | GPMC_A3         |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP2_I         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_51        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA2  | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MAINPLL_OD_SEL  |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |

**ADVANCE INFORMATION**

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6]  | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|-----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| V23             | DSS_DATA3     | DSS_DATA3       | No     | 0           | OZ        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPMC_A4         |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP2_B         |        | 2           | I         |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_50        |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA3  | No     | 5           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               |                 |        |             |           |                      |                           |                             |                        |            |          |                  |                        |           |
| U23             | DSS_DATA4     | DSS_DATA4       | No     | 0           | OZ        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPMC_A5         |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP2_A         |        | 2           | I         |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_49        |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA4  | No     | 5           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | NODDR           |        |             | Bootstrap | I                    |                           |                             |                        |            |          |                  |                        |           |
| V24             | DSS_DATA5     | DSS_DATA5       | No     | 0           | OZ        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPMC_A6         |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP1_S         |        | 2           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_48        |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA5  | No     | 5           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               |                 |        |             |           |                      |                           |                             |                        |            |          |                  |                        |           |
| T21             | DSS_DATA6     | DSS_DATA6       | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A7         |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP1_I         |        | 2           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_47        |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU19           |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA6  | No     | 5           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
| U22             | DSS_DATA7     | DSS_DATA7       | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A8         |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP1_B         |        | 2           | I         |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_46        |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU18           |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA7  | No     | 5           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
| T22             | DSS_DATA8     | DSS_DATA8       | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A9         |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP1_A         |        | 2           | I         |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_45        |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU17           |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA8  | No     | 5           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               |                 |        | Bootstrap   | I         |                      |                           |                             |                        |            |          |                  | 0                      |           |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| R21             | DSS_DATA9     | DSS_DATA9       | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A10        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP0_S         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_44        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU16           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA9  | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE14      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| U24             | DSS_DATA10    | DSS_DATA10      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A11        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP0_I         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_43        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU15           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA10 | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE13      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| V25             | DSS_DATA11    | DSS_DATA11      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A12        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP0_B         |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_42        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU14           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA11 | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE12      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| T24             | DSS_DATA12    | DSS_DATA12      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A13        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eQEP0_A         |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_41        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU13           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA12 | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE11      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| P21             | DSS_DATA13    | DSS_DATA13      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A14        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM_TZn2     |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_40        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU12           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA13 | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE10      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |

**ADVANCE INFORMATION**



Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| U25             | DSS_DATA14    | DSS_DATA14      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           |                        | 0         |
|                 |               | GPMC_A15        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM2_B       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_39        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU11           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA14 | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE09      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| R22             | DSS_DATA15    | DSS_DATA15      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           |                        | 0         |
|                 |               | GPMC_A16        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM2_A       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_38        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU10           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_DATA15 | No     | 5           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE08      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| P23             | DSS_DATA16    | DSS_DATA16      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           |                        | 0         |
|                 |               | GPMC_A17        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM_TZn1     |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_37        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU09           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_CSn0   | No     | 5           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE07      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| R24             | DSS_DATA17    | DSS_DATA17      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           |                        | 0         |
|                 |               | GPMC_A18        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM1_B       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_36        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU08           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_CSn1   | No     | 5           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE06      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| N22             | DSS_DATA18    | DSS_DATA18      | No     | 0           | OZ       | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           |                        | 0         |
|                 |               | GPMC_A19        |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM1_A       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_35        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU07           |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_HSYNC1 | No     | 5           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE05      |        | Bootstrap   | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3]   | PN [4] | MUXMODE [5] | TYPE [6]  | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-------------------|--------|-------------|-----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| T25             | DSS_DATA19    | DSS_DATA19        | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A20          |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM0_SYNCO     |        | 2           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_34          |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU06             |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_TEVSYNC1 | No     | 5           | I         |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE04        |        |             | Bootstrap | I                    |                           |                             |                        |            |          |                  |                        |           |
| N24             | DSS_DATA20    | DSS_DATA20        | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A21          |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM0_SYNCI     |        | 2           | I         |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_33          |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU05             |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE03        |        |             | Bootstrap | I                    |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               |                   |        |             |           |                      |                           |                             |                        |            |          |                  |                        |           |
| P24             | DSS_DATA21    | DSS_DATA21        | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A22          |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM_TZn0       |        | 2           | I         |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_32          |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU04             |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE02        |        |             | Bootstrap | I                    |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               |                   |        |             |           |                      |                           |                             |                        |            |          |                  |                        |           |
| P25             | DSS_DATA22    | DSS_DATA22        | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A23          |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM0_B         |        | 2           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_31          |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU03             |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE01        |        |             | Bootstrap | I                    |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               |                   |        |             |           |                      |                           |                             |                        |            |          |                  |                        |           |
| N23             | DSS_DATA23    | DSS_DATA23        | No     | 0           | OZ        | OFF                  | OFF                       | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        | 0         |
|                 |               | GPMC_A24          |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM0_A         |        | 2           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_30          |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | EMU02             |        | 4           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | BOOTMODE00        |        |             | Bootstrap | I                    |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               |                   |        |             |           |                      |                           |                             |                        |            |          |                  |                        |           |
| M25             | DSS_DE        | DSS_DE            | No     | 0           | OZ        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPMC_A0           |        | 1           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | PR1_EDIO_OUTVALID | No     | 2           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_57          |        | 3           | IOZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | DSS_RFBI_WEn      | No     | 5           | OZ        |                      |                           |                             |                        |            |          |                  |                        | 0         |

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1]   | BALL NAME [2] | SIGNAL NAME [3]             | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|---|---------------|-----------------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| L25   | DSS_FID       | DSS_FID                     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|   |               | PR0_EDIO_OUTVALID           | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | GPIO0_58                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | DSS_RFBI_A0                 | No     | 5           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
| P22   | DSS_HSYNC     | DSS_HSYNC                   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|   |               | GPMC_A26                    |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | PR1_eCAP0_eCAP_SYNCIN       | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | GPIO0_55                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | DSS_RFBI_HSYNC0             | No     | 5           | I        |                      |                           |                             |                        |            |          |                  | 0                      |           |
| N25   | DSS_PCLK      | DSS_PCLK                    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|   |               | GPMC_A27                    |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | PR1_eCAP0_eCAP_SYNCOUT      | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | GPIO0_56                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | DSS_RFBI_REn                | No     | 5           | OZ       |                      |                           |                             |                        |            |          |                  | 0                      |           |
| R25   | DSS_VSYNC     | DSS_VSYNC                   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|   |               | GPMC_A25                    |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | PR1_eCAP0_eCAP_CAPIN_APWM_O | No     | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | GPIO0_54                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | DSS_RFBI_TEVSYNC0           | No     | 5           | I        |                      |                           |                             |                        |            |          |                  | 0                      |           |
| F17, F19, G6, H5, J6, K19, L20, L6, M7, U18, U6, V19, W6  | DVDD18        | DVDD18                      |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| AA23, E23, F11, F15, F21, F7, G12, G16, G20, H11, H13, H15, H9, J20, P19, P7, R20, R6, T19, T23, T7, U20, V21 | DVDD33        | DVDD33                      |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| G18, H17  | DVDD33_USB    | DVDD33_USB                  |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| AD11, AD18, AD5, AE14, AE8, U10, U12, U14, U8, V11, V13, V15, V17, V7, W16, W18                               | DVDD_DDR      | DVDD_DDR                    |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| W10, W14, W8  | DVDD_DDRDLL   | DVDD_DDRDLL                 |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| A23   | eHRPWM3_A     | PR0_EDIO_DATA3              | No     | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|   |               | GPIO0_73                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|   |               | eHRPWM3_A                   |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| B22             | eHRPWM3_B     | PR0_EDIO_DATA2  | No     | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_74        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM3_B       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C22             | eHRPWM3_SYNCI | PR0_EDIO_DATA1  | No     | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_75        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM3_SYNCI   |        | 4           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D23             | eHRPWM3_SYNCO | PR0_EDIO_DATA0  | No     | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_76        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM3_SYNCO   |        | 4           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
| M22             | EMU00         | EMU00           |        | 0           | IOZ      | PU                   | OFF                       | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| L22             | EMU01         | EMU01           |        | 0           | IOZ      | PU                   | OFF                       | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| AC21            | GPMC_AD0      | GPMC_AD0        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_00        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AE20            | GPMC_AD1      | GPMC_AD1        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_01        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AD22            | GPMC_AD2      | GPMC_AD2        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_02        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AD20            | GPMC_AD3      | GPMC_AD3        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_03        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AE21            | GPMC_AD4      | GPMC_AD4        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_04        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AE22            | GPMC_AD5      | GPMC_AD5        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_05        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AC20            | GPMC_AD6      | GPMC_AD6        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_06        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AD21            | GPMC_AD7      | GPMC_AD7        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_07        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AE23            | GPMC_AD8      | GPMC_AD8        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_08        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AB20            | GPMC_AD9      | GPMC_AD9        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_09        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AA20            | GPMC_AD10     | GPMC_AD10       |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_10        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AD23            | GPMC_AD11     | GPMC_AD11       |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_11        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AA21            | GPMC_AD12     | GPMC_AD12       |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_12        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| AB21            | GPMC_AD13     | GPMC_AD13       |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_13        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AB22            | GPMC_AD14     | GPMC_AD14       |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_14        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AA22            | GPMC_AD15     | GPMC_AD15       |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_15        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AC23            | GPMC_ADVn_ALE | GPMC_ADVn_ALE   |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_17        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AC24            | GPMC_BEn0_CLE | GPMC_BEn0_CLE   |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_20        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AB24            | GPMC_BEn1     | GPMC_BEn1       |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_21        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AB23            | GPMC_CLK      | GPMC_CLK        |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_16        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AB25            | GPMC_CSn0     | GPMC_CSn0       |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_26        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| W24             | GPMC_CSn1     | GPMC_CSn1       |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | MLB_DAT         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_27        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| W23             | GPMC_CSn2     | GPMC_CSn2       |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | TIM1            |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_28        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| Y25             | GPMC_CSn3     | GPMC_CSn3       |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | TIMO1           |        | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_29        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AA25            | GPMC_DIR      | GPMC_DIR        |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | MLB_SIG         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_25        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AC22            | GPMC_OEn_REn  | GPMC_OEn_REn    |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_18        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| Y24             | GPMC_WAIT0    | GPMC_WAIT0      |        | 0           | I        | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_22        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| AA24            | GPMC_WAIT1    | GPMC_WAIT1      |        | 0           | I        | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | MLB_CLK         |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_23        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| Y22             | GPMC_WEn      | GPMC_WEn        |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_19        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

**ADVANCE INFORMATION**

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| W25             | GPMC_WPn      | GPMC_WPn        |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO0_24        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| U5              | I2C0_SCL      | I2C0_SCL        |        | 0           | IOD      | OFF                  | OFF                       | 0                           | 3.3 V                  | DVDD33     |          | I2C OPEN DRAIN   |                        |           |
| W5              | I2C0_SDA      | I2C0_SDA        |        | 0           | IOD      | OFF                  | OFF                       | 0                           | 3.3 V                  | DVDD33     |          | I2C OPEN DRAIN   |                        |           |
| V6              | I2C1_SCL      | I2C1_SCL        |        | 0           | IOD      | OFF                  | OFF                       | 0                           | 3.3 V                  | DVDD33     |          | I2C OPEN DRAIN   |                        |           |
| W4              | I2C1_SDA      | I2C1_SDA        |        | 0           | IOD      | OFF                  | OFF                       | 0                           | 3.3 V                  | DVDD33     |          | I2C OPEN DRAIN   |                        |           |
| V5              | I2C2_SCL      | I2C2_SCL        |        | 0           | IOD      | OFF                  | OFF                       | 0                           | 3.3 V                  | DVDD33     |          | I2C OPEN DRAIN   |                        |           |
| V4              | I2C2_SDA      | I2C2_SDA        |        | 0           | IOD      | OFF                  | OFF                       | 0                           | 3.3 V                  | DVDD33     |          | I2C OPEN DRAIN   |                        |           |
| J8, L8          | LDO_PCIE_CAP  | LDO_PCIE_CAP    |        |             | CAP      |                      |                           |                             |                        |            |          |                  |                        |           |
| H19, J18        | LDO_USB_CAP   | LDO_USB_CAP     |        |             | CAP      |                      |                           |                             |                        |            |          |                  |                        |           |
| V2              | LRESETn       | LRESETn         |        | 0           | I        | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  |           |
| V1              | LRESETNMIENn  | LRESETNMIENn    |        | 0           | I        | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  |           |
| U3              | MDIO_CLK      | MDIO_CLK        |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO0_98        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| V3              | MDIO_DATA     | MDIO_DATA       |        | 0           | IOZ      | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO0_97        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B25             | MII_COL       | MII_COL         |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO0_83        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| G22             | MII_CRS       | MII_CRS         |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | RMII_CRS_DV     |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_84        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A22             | MII_RXCLK     | MII_RXCLK       |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | RGMII_RXC       |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_72        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B24             | MII_RXD0      | MII_RXD0        |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | RGMII_RXD0      |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | RMII_RXD0       |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_80        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C23             | MII_RXD1      | MII_RXD1        |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | RGMII_RXD1      |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | RMII_RXD1       |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_79        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3]       | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| B23             | MII_RXD2      | MII_RXD2              |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_RXD2            |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_78              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F22             | MII_RXD3      | MII_RXD3              |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_RXD3            |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_77              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A24             | MII_RXDV      | MII_RXDV              |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_RXCTL           |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_81              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F23             | MII_RXER      | MII_RXER              |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RMII_RXER             |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_82              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C25             | MII_TXCLK     | MII_TXCLK             |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_TXC             |        | 1           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_85              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| G23             | MII_TXD0      | MII_TXD0              |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_TXD0            |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | RMII_TXD0             |        | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_94              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| G24             | MII_TXD1      | MII_TXD1              |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_TXD1            |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | RMII_TXD1             |        | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_93              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| G25             | MII_TXD2      | MII_TXD2              |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_TXD2            |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_92              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D25             | MII_TXD3      | MII_TXD3              |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_TXD3            |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_91              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| H25             | MII_TXEN      | MII_TXEN              |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | RGMII_TXCTL           |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | RMII_TXEN             |        | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_95              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| H24             | MII_TXER      | MII_TXER              |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | PR0_eCAP0_eCAP_SYNCIN | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_96              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | eHRPWM_TZn3           |        | 4           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2]    | SIGNAL NAME [3]  | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|------------------|------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| L23             | MLBP_CLK_N       | MLBP_CLK_N       |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | MLB LVDS         |                        |           |
| M23             | MLBP_CLK_P       | MLBP_CLK_P       |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | MLB LVDS         |                        |           |
| K22             | MLBP_DAT_N       | MLBP_DAT_N       |        | 0           | IO       |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | MLB LVDS         |                        |           |
| K23             | MLBP_DAT_P       | MLBP_DAT_P       |        | 0           | IO       |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | MLB LVDS         |                        |           |
| M24             | MLBP_SIG_N       | MLBP_SIG_N       |        | 0           | IO       |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | MLB LVDS         |                        |           |
| L24             | MLBP_SIG_P       | MLBP_SIG_P       |        | 0           | IO       |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | MLB LVDS         |                        |           |
| J4              | MMC1_CLK         | MMC1_CLK         |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_67         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| J2              | MMC1_CMD         | MMC1_CMD         |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_68         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| K2              | MMC1_POW         | MMC1_POW         |        | 0           | OZ       | PD                   | PD                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_71         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| J3              | MMC1_SDCD        | MMC1_SDCD        |        | 0           | I        | PD                   | PD                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_69         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| K3              | MMC1_SDWP        | MMC1_SDWP        |        | 0           | I        | PD                   | PD                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_70         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| H3              | MMC1_DAT0        | MMC1_DAT0        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_66         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F5              | MMC1_DAT1        | MMC1_DAT1        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_65         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| J5              | MMC1_DAT2        | MMC1_DAT2        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_64         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| H4              | MMC1_DAT3        | MMC1_DAT3        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_63         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E3              | MMC1_DAT4        | MMC1_DAT4        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_62         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| G4              | MMC1_DAT5        | MMC1_DAT5        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_61         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F4              | MMC1_DAT6        | MMC1_DAT6        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_60         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| G5              | MMC1_DAT7        | MMC1_DAT7        |        | 0           | IOZ      | PU                   | PU                        | 3                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                  | GPIO0_59         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| W1              | NMI <sub>n</sub> | NMI <sub>n</sub> |        | 0           | I        | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| L1              | OBSCLK_N         | OBSCLK_N         |        | 0           | O        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| K1              | OBSCLK_P         | OBSCLK_P         |        | 0           | O        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| N5              | OBSPLL_LOCK      | OBSPLL_LOCK      |        | 0           | OZ       | PD                   | PD                        | 0                           | 1.8 V                  | DVDD18     | Yes      | LVC MOS          | PU/PD                  |           |



Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3]    | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|--------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| F2              | PCIE_CLK_N     | PCIE_CLK_N         | No     | 0           | I        |                      |                           | 0                           | 1.1 V                  | DVDD18     |          | SERDES/CM        |                        |           |
| G2              | PCIE_CLK_P     | PCIE_CLK_P         | No     | 0           | I        |                      |                           | 0                           | 1.1 V                  | DVDD18     |          | SERDES/CM        |                        |           |
| H7              | PCIE_REFRES    | PCIE_REFRES        | No     | 0           | A        |                      |                           | 0                           | NA                     | n/a        |          |                  |                        |           |
| D1              | PCIE_RXN0      | PCIE_RXN0          | No     | 0           | I        |                      |                           | 0                           | 1.1 V                  | DVDD18     |          | SERDES/CM        |                        |           |
| E1              | PCIE_RXP0      | PCIE_RXP0          | No     | 0           | I        |                      |                           | 0                           | 1.1 V                  | DVDD18     |          | SERDES/CM        |                        |           |
| H1              | PCIE_TXN0      | PCIE_TXN0          | No     | 0           | O        |                      |                           | 0                           | 1.1 V                  | DVDD18     |          | SERDES/CM        |                        |           |
| G1              | PCIE_TXP0      | PCIE_TXP0          | No     | 0           | O        |                      |                           | 0                           | 1.1 V                  | DVDD18     |          | SERDES/CM        |                        |           |
| AA3             | PORn           | PORn               |        | 0           | I        |                      |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        |           |
| A10             | PR0_MDIO_DATA  | PR0_MDIO_DATA      | No     | 0           | IOZ      | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                | GPIO1_04           |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR3        |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C10             | PR0_MDIO_MDCLK | PR0_MDIO_MDCLK     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                | GPIO1_05           |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR4        |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E18             | PR1_MDIO_DATA  | PR1_MDIO_DATA      | No     | 0           | IOZ      | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                | GPIO1_46           |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eCAP0_IN_APWM0_OUT |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D18             | PR1_MDIO_MDCLK | PR1_MDIO_MDCLK     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                | GPIO1_47           |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eCAP1_IN_APWM1_OUT |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D3              | PR0_PRU0_GPO0  | PR0_PRU0_GPO0      | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI0      | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_108          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AXR0        |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A2              | PR0_PRU0_GPO1  | PR0_PRU0_GPO1      | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI1      | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_109          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AXR1        |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E4              | PR0_PRU0_GPO2  | PR0_PRU0_GPO2      | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI2      | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_110          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AXR2        |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| B1              | PR0_PRU0_GPO3  | PR0_PRU0_GPO3   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI3   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_111       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AXR3     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A3              | PR0_PRU0_GPO4  | PR0_PRU0_GPO4   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI4   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_112       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AXR4     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E5              | PR0_PRU0_GPO5  | PR0_PRU0_GPO5   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI5   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_113       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AXR5     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B2              | PR0_PRU0_GPO6  | PR0_PRU0_GPO6   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI6   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_114       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_ACLKR    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D4              | PR0_PRU0_GPO7  | PR0_PRU0_GPO7   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI7   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_115       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AFSR     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E6              | PR0_PRU0_GPO8  | PR0_PRU0_GPO8   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI8   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_116       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AHCLKR   |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C2              | PR0_PRU0_GPO9  | PR0_PRU0_GPO9   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI9   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | XREFCLK         |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_117       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C3              | PR0_PRU0_GPO10 | PR0_PRU0_GPO10  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI10  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_118       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AFSX     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D5              | PR0_PRU0_GPO11 | PR0_PRU0_GPO11  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI11  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_119       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_AHCLKX   |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3]   | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| B3              | PR0_PRU0_GPO12 | PR0_PRU0_GPO12    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI12    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_120         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP2_ACLKX      |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B4              | PR0_PRU0_GPO13 | PR0_PRU0_GPO13    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI13    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_121         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_ACLKR      |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A4              | PR0_PRU0_GPO14 | PR0_PRU0_GPO14    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI14    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_122         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_AFSR       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E7              | PR0_PRU0_GPO15 | PR0_PRU0_GPO15    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI15    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_123         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_AHCLKR     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D6              | PR0_PRU0_GPO16 | PR0_PRU0_GPO16    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI16    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_124         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_ACLKX      |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C4              | PR0_PRU0_GPO17 | PR0_PRU0_GPO17    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI17    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR1_UART0_RXD     | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_125         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_AFSX       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C5              | PR0_PRU0_GPO18 | PR0_PRU0_GPO18    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI18    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR0_EDC_LATCH0_IN | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_126         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_AHCLKX     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A5              | PR0_PRU0_GPO19 | PR0_PRU0_GPO19    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU0_GPI19    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR0_EDC_SYNC0_OUT | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_127         |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_AMUTE      |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| B5              | PR0_PRU1_GPO0 | PR0_PRU1_GPO0   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI0   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_128       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR0     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B6              | PR0_PRU1_GPO1 | PR0_PRU1_GPO1   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI1   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_129       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR1     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D7              | PR0_PRU1_GPO2 | PR0_PRU1_GPO2   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI2   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_130       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR2     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A6              | PR0_PRU1_GPO3 | PR0_PRU1_GPO3   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI3   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_131       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR3     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C6              | PR0_PRU1_GPO4 | PR0_PRU1_GPO4   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI4   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_132       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR4     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E8              | PR0_PRU1_GPO5 | PR0_PRU1_GPO5   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI5   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_133       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR5     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A7              | PR0_PRU1_GPO6 | PR0_PRU1_GPO6   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI6   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_134       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR6     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D8              | PR0_PRU1_GPO7 | PR0_PRU1_GPO7   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI7   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_135       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR7     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F9              | PR0_PRU1_GPO8 | PR0_PRU1_GPO8   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_PRU1_GPI8   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_136       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | MCASP1_AXR8     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| B7              | PR0_PRU1_GPO9  | PR0_PRU1_GPO9   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI9   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_137       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP1_AXR9     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C7              | PR0_PRU1_GPO10 | PR0_PRU1_GPO10  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI10  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_138       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AMUTE    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E9              | PR0_PRU1_GPO11 | PR0_PRU1_GPO11  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI11  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_139       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_ACLKR    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A8              | PR0_PRU1_GPO12 | PR0_PRU1_GPO12  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI12  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_140       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AFSR     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B8              | PR0_PRU1_GPO13 | PR0_PRU1_GPO13  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI13  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_141       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AHCLKR   |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D9              | PR0_PRU1_GPO14 | PR0_PRU1_GPO14  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI14  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_142       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_ACLKX    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C8              | PR0_PRU1_GPO15 | PR0_PRU1_GPO15  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI15  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO0_143       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AFSX     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C9              | PR0_PRU1_GPO16 | PR0_PRU1_GPO16  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI16  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_00        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AHCLKX   |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B9              | PR0_PRU1_GPO17 | PR0_PRU1_GPO17  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI17  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR1_UART0_TXD   | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_01        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR0     |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3]   | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| A9              | PR0_PRU1_GPO18 | PR0_PRU1_GPO18    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI18    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR0_EDC_LATCH1_IN | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_02          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR1       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B10             | PR0_PRU1_GPO19 | PR0_PRU1_GPO19    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR0_PRU1_GPI19    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR0_EDC_SYNC1_OUT | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_03          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR2       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E10             | PR1_PRU0_GPO0  | PR1_PRU0_GPO0     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI0     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_06          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR5       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D10             | PR1_PRU0_GPO1  | PR1_PRU0_GPO1     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI1     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_07          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR6       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F10             | PR1_PRU0_GPO2  | PR1_PRU0_GPO2     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI2     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_08          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR7       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C11             | PR1_PRU0_GPO3  | PR1_PRU0_GPO3     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI3     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_09          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR8       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D11             | PR1_PRU0_GPO4  | PR1_PRU0_GPO4     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI4     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_POW          |        | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_10          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR9       |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E11             | PR1_PRU0_GPO5  | PR1_PRU0_GPO5     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI5     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_SDWP         |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_11          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR10      |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| F12             | PR1_PRU0_GPO6  | PR1_PRU0_GPO6   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI6   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_SDCD       |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_12        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR11    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E12             | PR1_PRU0_GPO7  | PR1_PRU0_GPO7   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI7   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT7       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_13        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR12    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C12             | PR1_PRU0_GPO8  | PR1_PRU0_GPO8   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI8   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT6       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_14        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR13    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B11             | PR1_PRU0_GPO9  | PR1_PRU0_GPO9   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI9   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT5       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_15        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR14    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B12             | PR1_PRU0_GPO10 | PR1_PRU0_GPO10  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI10  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT4       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_16        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCASP0_AXR15    |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A12             | PR1_PRU0_GPO11 | PR1_PRU0_GPO11  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI11  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT3       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_17        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A11             | PR1_PRU0_GPO12 | PR1_PRU0_GPO12  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI12  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT2       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_18        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A13             | PR1_PRU0_GPO13 | PR1_PRU0_GPO13  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI13  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT1       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_19        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3]   | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| B13             | PR1_PRU0_GPO14 | PR1_PRU0_GPO14    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI14    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_DAT0         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_20          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F13             | PR1_PRU0_GPO15 | PR1_PRU0_GPO15    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI15    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_CLK          |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_21          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C13             | PR1_PRU0_GPO16 | PR1_PRU0_GPO16    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI16    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MMC0_CMD          |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_22          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E13             | PR1_PRU0_GPO17 | PR1_PRU0_GPO17    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI17    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_23          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM_TZn4       |        | 4           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM_SOC_A      |        | 5           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D12             | PR1_PRU0_GPO18 | PR1_PRU0_GPO18    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI18    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR1_EDC_LATCH0_IN | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_24          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM4_A         |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D13             | PR1_PRU0_GPO19 | PR1_PRU0_GPO19    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU0_GPI19    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR1_EDC_SYNC0_OUT | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_25          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM4_B         |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A14             | PR1_PRU1_GPO0  | PR1_PRU1_GPO0     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI0     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_26          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B14             | PR1_PRU1_GPO1  | PR1_PRU1_GPO1     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI1     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_27          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C14             | PR1_PRU1_GPO2  | PR1_PRU1_GPO2     | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI2     | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_28          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

**ADVANCE INFORMATION**



Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| E14             | PR1_PRU1_GPO3  | PR1_PRU1_GPO3   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI3   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_29        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D14             | PR1_PRU1_GPO4  | PR1_PRU1_GPO4   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI4   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_30        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A15             | PR1_PRU1_GPO5  | PR1_PRU1_GPO5   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI5   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_31        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F14             | PR1_PRU1_GPO6  | PR1_PRU1_GPO6   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI6   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_32        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B15             | PR1_PRU1_GPO7  | PR1_PRU1_GPO7   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI7   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_33        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C15             | PR1_PRU1_GPO8  | PR1_PRU1_GPO8   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI8   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_34        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D15             | PR1_PRU1_GPO9  | PR1_PRU1_GPO9   | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI9   | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCBSP_DR        |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_35        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| A16             | PR1_PRU1_GPO10 | PR1_PRU1_GPO10  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI10  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCBSP_DX        |        | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_36        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E15             | PR1_PRU1_GPO11 | PR1_PRU1_GPO11  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI11  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCBSP_FSX       |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_37        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B16             | PR1_PRU1_GPO12 | PR1_PRU1_GPO12  | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI12  | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCBSP_CLKX      |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_38        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2]  | SIGNAL NAME [3]   | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------|-------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| C16             | PR1_PRU1_GPO13 | PR1_PRU1_GPO13    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI13    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCBSP_FSR         |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_39          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D17             | PR1_PRU1_GPO14 | PR1_PRU1_GPO14    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI14    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | MCBSP_CLKR        |        | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_40          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C18             | PR1_PRU1_GPO15 | PR1_PRU1_GPO15    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI15    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_41          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D16             | PR1_PRU1_GPO16 | PR1_PRU1_GPO16    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI16    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_42          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F16             | PR1_PRU1_GPO17 | PR1_PRU1_GPO17    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI17    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_43          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM_TZn5       |        | 4           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM_SOCB       |        | 5           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E17             | PR1_PRU1_GPO18 | PR1_PRU1_GPO18    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI18    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR1_EDC_LATCH1_IN | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_44          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM5_A         |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E16             | PR1_PRU1_GPO19 | PR1_PRU1_GPO19    | No     | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | PR1_PRU1_GPI19    | No     | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | PR1_EDC_SYNC1_OUT | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_45          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | eHRPWM5_B         |        | 4           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| K25             | QSPI_CLK       | QSPI_CLK          |        | 0           | OZ       | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | GPIO1_58          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| J25             | QSPI_CSn0      | QSPI_CSn0         |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | GPIO1_64          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| H23             | QSPI_CSn1      | QSPI_CSn1         |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                | CLKOUT            |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                | GPIO1_65          |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

**ADVANCE INFORMATION**

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3]        | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|------------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| H22             | QSPL_CSn2     | QSPL_CSn2              |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | DCAN1_TX               |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | PR1_UART0_CTSN         | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO1_66               |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | USB0_EXT_TRIGGER       | No     | 4           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| H21             | QSPL_CSn3     | QSPL_CSn3              |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 1         |
|                 |               | DCAN1_RX               |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 1         |
|                 |               | PR1_UART0_RTSN         | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 1         |
|                 |               | GPIO1_67               |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 1         |
|                 |               | USB1_EXT_TRIGGER       |        | 4           | I        |                      |                           |                             |                        |            |          |                  |                        | 1         |
| J23             | QSPL_D0       | QSPL_D0                |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO1_60               |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| J22             | QSPL_D1       | QSPL_D1                |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO1_61               |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| J21             | QSPL_D2       | QSPL_D2                |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO1_62               |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| J24             | QSPL_D3       | QSPL_D3                |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO1_63               |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| K24             | QSPL_RCLK     | QSPL_RCLK              |        | 0           | I        | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO1_59               |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| W2              | RESETFULLn    | RESETFULLn             |        | 0           | I        | PU                   |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  |           |
| W3              | RESETn        | RESETn                 |        | 0           | I        | PU                   |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  |           |
| Y2              | RESETSTATn    | RESETSTATn             |        | 0           | O        | DRIVE 0 (OFF)        | DRIVE 0 (OFF)             | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           |                        |           |
| D24             | RMII_REFCLK   | RMII_REFCLK            |        | 0           | IOZ      | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | PR0_eCAP0_eCAP_SYNCOUT | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
| M2              | SPI0_CLK      | SPI0_CLK               |        | 0           | IOZ      | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
| N4              | SPI0_SIMO     | SPI0_SIMO              |        | 0           | IOZ      | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
| M1              | SPI0_SOMI     | SPI0_SOMI              |        | 0           | IOZ      | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
| N2              | SPI1_CLK      | SPI1_CLK               |        | 0           | IOZ      | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
| P2              | SPI1_SIMO     | SPI1_SIMO              |        | 0           | IOZ      | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
| N1              | SPI1_SOMI     | SPI1_SOMI              |        | 0           | IOZ      | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
| R2              | SPI2_CLK      | SPI2_CLK               |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO0_103              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| R3              | SPI2_SIMO     | SPI2_SIMO              |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |               | GPIO0_105              |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |

**ADVANCE INFORMATION**

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3]             | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| R4              | SPI2_SOMI     | SPI2_SOMI                   |        | 0           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_104                   |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E24             | SPI3_CLK      | SPI3_CLK                    |        | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | PR0_UART0_TXD               | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_88                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F24             | SPI3_SIMO     | SPI3_SIMO                   |        | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | PR0_UART0_RTSN              | No     | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_90                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| F25             | SPI3_SOMI     | SPI3_SOMI                   |        | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | PR0_UART0_CTSN              | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_89                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| M3              | SPI0_SCSn0    | SPI0_SCSn0                  |        | 0           | IOZ      | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 1         |
| M4              | SPI0_SCSn1    | SPI0_SCSn1                  |        | 0           | IOZ      | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_99                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| P1              | SPI1_SCSn0    | SPI1_SCSn0                  |        | 0           | IOZ      | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 1         |
| N3              | SPI1_SCSn1    | SPI1_SCSn1                  |        | 0           | IOZ      | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_100                   |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| P3              | SPI2_SCSn0    | SPI2_SCSn0                  |        | 0           | IOZ      | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_101                   |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| P4              | SPI2_SCSn1    | SPI2_SCSn1                  |        | 0           | IOZ      | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO0_102                   |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C24             | SPI3_SCSn0    | SPI3_SCSn0                  |        | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 1         |
|                 |               | PR0_eCAP0_eCAP_CAPIN_APWM_O | No     | 2           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 1         |
|                 |               | GPIO0_86                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 1         |
| E25             | SPI3_SCSn1    | SPI3_SCSn1                  |        | 1           | IOZ      | PD                   | PD                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 1         |
|                 |               | PR0_UART0_RXD               | No     | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 1         |
|                 |               | GPIO0_87                    |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 1         |
| M21             | SYSCLKOUT     | SYSCLKOUT                   |        | 0           | OZ       | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| R1              | SYSCLKSEL     | SYSCLKSEL                   |        | 0           | I        |                      |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          |                        |           |
| AC25            | SYSCLK_N      | SYSCLK_N                    |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| AD25            | SYSCLK_P      | SYSCLK_P                    |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | LVDS             |                        |           |
| AC19            | SYSO SC_IN    | SYSO SC_IN                  |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | Analog           |                        |           |
| AE19            | SYSO SC_OUT   | SYSO SC_OUT                 |        | 0           | O        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | Analog           |                        |           |
| L3              | TCK           | TCK                         |        | 0           | I        | PU                   |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| L5              | TDI           | TDI                         |        | 0           | I        | PU                   |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| K5              | TDO           | TDO                         |        | 0           | OZ       | PU                   | OFF                       | 0                           | 3.3 V                  | DVDD33     |          | LVC MOS          | PU/PD                  |           |

**ADVANCE INFORMATION**

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1] | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| K4              | TMS           | TMS             |        | 0           | I        | PU                   |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| L4              | TRSTn         | TRSTn           |        | 0           | I        | PD                   |                           | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| T2              | UART0_CTSn    | UART0_CTSn      |        | 0           | I        | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | TIM0            |        | 1           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_106       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| U1              | UART0_RTSn    | UART0_RTSn      |        | 0           | OZ       | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | TIM00           |        | 1           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO0_107       |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| T4              | UART0_RXD     | UART0_RXD       |        | 0           | I        | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 1         |
| T1              | UART0_TXD     | UART0_TXD       |        | 0           | OZ       | PU                   | PU                        | 0                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  |           |
| U2              | UART1_CTSn    | UART1_CTSn      |        | 0           | I        | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO1_50        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| U4              | UART1_RTSn    | UART1_RTSn      |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO1_51        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| T3              | UART1_RXD     | UART1_RXD       |        | 0           | I        | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO1_48        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| T5              | UART1_TXD     | UART1_TXD       |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | GPIO1_49        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| D22             | UART2_CTSn    | UART2_CTSn      |        | 0           | I        | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | PR1_EDIO_DATA1  | No     | 1           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | UART0_DTRn      |        | 2           | OZ       |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO1_54        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| C21             | UART2_RTSn    | UART2_RTSn      |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | PR1_EDIO_DATA0  | No     | 1           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | UART0_RIN       |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO1_55        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
| E21             | UART2_RXD     | UART2_RXD       |        | 0           | I        | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVC MOS          | PU/PD                  | 0         |
|                 |               | PR1_EDIO_DATA3  | No     | 1           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | UART0_DCDn      |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | GPIO1_52        |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |               | CPTS_HW1_TSPUSH |        | 4           | I        |                      |                           |                             |                        |            |          |                  | 0                      |           |

ADVANCE INFORMATION

**Table 4-1. Pin Attributes (continued)**

| BALL NUMBER [1] | BALL NAME [2]        | SIGNAL NAME [3]      | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|-----------------|----------------------|----------------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| D21             | UART2_TXD            | UART2_TXD            |        | 0           | OZ       | PU                   | PU                        | 3                           | 3.3 V                  | DVDD33     | Yes      | LVCMOS           | PU/PD                  | 0         |
|                 |                      | PR1_EDIO_DATA2       | No     | 1           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                      | UART0_DSRn           |        | 2           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                      | GPIO1_53             |        | 3           | IOZ      |                      |                           |                             |                        |            |          |                  |                        | 0         |
|                 |                      | CPTS_HW2_TSPUSH      |        | 4           | I        |                      |                           |                             |                        |            |          |                  |                        | 0         |
| B18             | USB0_DM              | USB0_DM              | No     | 0           | IO       |                      |                           | 0                           | 3.3 V                  | DVDD33_USB |          | USB0_PHY         |                        |           |
| A18             | USB0_DP              | USB0_DP              | No     | 0           | IO       |                      |                           | 0                           | 3.3 V                  | DVDD33_USB |          | USB0_PHY         |                        |           |
| E19             | USB0_DRVVBUS         | USB0_DRVVBUS         | No     | 0           | OZ       | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33_USB | Yes      | LVCMOS           | PU/PD                  |           |
| A19             | USB0_ID              | USB0_ID              | No     | 0           | A        |                      |                           | 0                           | 3.3 V                  | DVDD33_USB |          | USB0_PHY         |                        |           |
| C19             | USB0_TXRTUNE_RKELVIN | USB0_TXRTUNE_RKELVIN | No     | 0           | A        |                      |                           | 0                           | n/a                    |            |          | USB0_PHY         |                        |           |
| B19             | USB0_VBUS            | USB0_VBUS            | No     | 0           | A        |                      |                           | 0                           | 5.25 V                 | n/a        |          | USB0_PHY         |                        |           |
| D19             | USB0_XO              | USB0_XO              | No     | 0           | I        |                      |                           | 0                           | 1.8 V                  | USB0       |          | USB0_PHY         |                        |           |
| A20             | USB1_DM              | USB1_DM              |        | 0           | IO       |                      |                           | 0                           | 3.3 V                  | DVDD33_USB |          | USB1_PHY         |                        |           |
| B20             | USB1_DP              | USB1_DP              |        | 0           | IO       |                      |                           | 0                           | 3.3 V                  | DVDD33_USB |          | USB1_PHY         |                        |           |
| B21             | USB1_DRVVBUS         | USB1_DRVVBUS         |        | 0           | OZ       | PD                   | PD                        | 0                           | 3.3 V                  | DVDD33_USB | Yes      | LVCMOS           | PU/PD                  |           |
| E20             | USB1_ID              | USB1_ID              |        | 0           | A        |                      |                           | 0                           | 3.3 V                  | DVDD33_USB |          | USB1_PHY         |                        |           |
| D20             | USB1_TXRTUNE_RKELVIN | USB1_TXRTUNE_RKELVIN |        | 0           | A        |                      |                           | 0                           | n/a                    |            |          | USB1_PHY         |                        |           |
| A21             | USB1_VBUS            | USB1_VBUS            |        | 0           | A        |                      |                           | 0                           | 5.25 V                 | n/a        |          | USB1_PHY         |                        |           |
| C20             | USB1_XO              | USB1_XO              |        | 0           | I        |                      |                           | 0                           | 1.8 V                  | DVDD18     |          | USB1_PHY         |                        |           |
| K7              | VDDAHV               | VDDAHV               |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| Y21             | VPP                  | VPP                  |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |
| W21             | VPP2                 | VPP2                 |        |             | PWR      |                      |                           |                             |                        |            |          |                  |                        |           |

Table 4-1. Pin Attributes (continued)

| BALL NUMBER [1]   | BALL NAME [2] | SIGNAL NAME [3] | PN [4] | MUXMODE [5] | TYPE [6] | BALL RESET STATE [7] | BALL RESET REL. STATE [8] | BALL RESET REL. MUXMODE [9] | I/O VOLTAGE VALUE [10] | POWER [11] | HYS [12] | BUFFER TYPE [13] | PULL UP/DOWN TYPE [14] | DSIS [15] |
|---|---------------|-----------------|--------|-------------|----------|----------------------|---------------------------|-----------------------------|------------------------|------------|----------|------------------|------------------------|-----------|
| A1, A25, AD14, AD8, AE1, AE11, AE18, AE25, AE5, C1, E2, E22, F1, F20, F3, F6, F8, G11, G13, G15, G17, G19, G21, G7, G9, H10, H12, H14, H16, H18, H20, H6, H8, J1, J11, J13, J15, J17, J19, J7, J9, K10, K12, K14, K16, K18, K20, K6, K8, L11, L13, L15, L17, L19, L7, L9, M10, M12, M14, M16, M18, M20, M6, M8, N11, N13, N15, N17, N19, N21, N7, N9, P10, P12, P14, P16, P18, P20, P6, P8, R11, R13, R15, R17, R19, R23, R7, R9, T10, T12, T14, T16, T18, T20, T6, T8, U11, U13, U15, U17, U19, U7, U9, V10, V12, V14, V16, V18, V20, V8, W11, W13, W15, W17, W7, W9, Y10, Y23 | VSS           | VSS             |        |             | GND      |                      |                           |                             |                        |            |          |                  |                        |           |
| B17   | VSS_OSC_AUDIO | VSS_OSC_AUDIO   |        |             | GND      |                      |                           |                             |                        |            |          |                  |                        |           |
| AD19  | VSS_OSC_SYS   | VSS_OSC_SYS     |        |             | GND      |                      |                           |                             |                        |            |          |                  |                        |           |

ADVANCE INFORMATION

The following list describes the table column headers:

1. **BALL NUMBER:** Ball numbers on the bottom side associated with each signal on the bottom.
2. **BALL NAME:** Mechanical name from package device (name is taken from muxmode 0).
3. **SIGNAL NAME:** Names of signals multiplexed on each ball (also notice that the name of the ball is the signal name in muxmode 0).

---

**NOTE**

Table 4-1, *Pin Attributes*, does not take into account the subsystem multiplexing signals. Subsystem multiplexing signals are described in Section 4.3, *Signal Descriptions*.

---

4. **PN:** This column shows if the functionality is applicable for **66AK2G01** device. Note that the ball characteristics table presents a functionality of super set. If the cell is empty it means that the signal is available in all devices.
  - **Yes** – Functionality is presented in **66AK2G01**
  - **No** – Functionality not presented in **66AK2G01**
 An empty box means Yes.
5. **MUXMODE:** Multiplexing mode number:
  - (a) MUXMODE 0 is the primary muxmode. The primary muxmode is not necessarily the default muxmode.

---

**NOTE**

The default muxmode is the mode at the release of the reset; also see the BALL RESET REL. MUXMODE column.

---

- (b) MUXMODE 1 through 5 are possible muxmodes for alternate functions. On each pin, some muxmodes are effectively used for alternate functions, while some muxmodes are not used. Only MUXMODE values which correspond to defined functions should be used.
  - (c) Bootstrap are Special Configuration Pins, latched on rising edge of PORn / RESETFULLn. These are not programable MUXMODE.
  - (d) An empty box means Not Applicable.
6. **TYPE:** Signal type and direction:
  - I = Input
  - O = Output
  - IO = Input or Output
  - IOD = Open drain terminal - Input or Output
  - IOZ = Input, Output or Three-state terminal
  - OZ = Output or Three-state terminal
  - A = Analog
  - PWR = Power
  - GND = Ground
  - CAP = LDO Capacitor.
7. **BALL RESET STATE:** The state of the terminal at power-on reset:
  - DRIVE 0 (OFF): The buffer drives  $V_{OL}$  (pulldown or pullup resistor not activated).
  - DRIVE 1 (OFF): The buffer drives  $V_{OH}$  (pulldown or pullup resistor not activated).
  - OFF: High-impedance
  - PD: High-impedance with an active pulldown resistor
  - PU: High-impedance with an active pullup resistor
  - An empty box means Not Applicable.
8. **BALL RESET REL. STATE:** The state of the terminal at the deactivation of the rstoutn signal.
  - DRIVE 0 (OFF): The buffer drives  $V_{OL}$  (pulldown or pullup resistor not activated).
  - DRIVE 1 (OFF): The buffer drives  $V_{OH}$  (pulldown or pullup resistor not activated).



- DRIVE CLK (OFF): The buffer drives a toggling clock (pulldown or pullup resistor not activated).
- OFF: High-impedance
- PD: High-impedance with an active pulldown resistor
- PU: High-impedance with an active pullup resistor
- An empty box means Not Applicable.

For more information on the CORE\_PWRON\_RET\_RST reset signal and its reset sources, see chapter *Device Configuration* of the device TRM.

9. **BALL RESET REL. MUXMODE:** This muxmode is automatically configured at the release of the rstoutn signal.  
An empty box means Not Applicable.
10. **I/O VOLTAGE VALUE:** This column describes the IO voltage value (the corresponding power supply).  
An empty box means Not Applicable.
11. **POWER:** The voltage supply that powers the terminal IO buffers.  
An empty box means Not Applicable.
12. **HYS:** Indicates if the input buffer has hysteresis:
  - Yes: With hysteresis
  - No: Without hysteresis
  - An empty box means No.

For more information, see the hysteresis values in [Section 5.7, Electrical Characteristics](#).
13. **BUFFER TYPE:** This column describes the associated output buffer type  
An empty box means Not Applicable.  
  
For drive strength of the associated output buffer, refer to [Section 5.7, Electrical Characteristics](#).
14. **PULL UP/DOWN TYPE:** indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
  - PU: Internal pullup
  - PD: Internal pulldown
  - PU/PD: Internal pullup and pulldown
  - An empty box means No pull.
15. **DSIS:** The deselected input state (DSIS) indicates the state driven on the peripheral input (logic "0", logic "1", or "PIN" level) when the peripheral pin function is not selected by any of the PINCTLx registers.
  - 0: Logic 0 driven on the input signal port of the peripheral.
  - 1: Logic 1 driven on the input signal port of the peripheral.
  - An empty box means Not Applicable.

---

**NOTE**

Configuring two pins to the same input signal is not supported as it can yield unexpected results. This can be easily prevented with the proper software configuration (HiZ mode is not an input signal).

---



---

**NOTE**

When a pad is set into a multiplexing mode that is not defined by pin multiplexing, behavior of that pad is undefined, which must be avoided.

---

### 4.3 Signal Descriptions

Many signals are available on multiple pins, according to the software configuration of the pin multiplexing options.

The following list describes the column headers:

1. **SIGNAL NAME:** The name of the signal passing through the pin.

#### NOTE

In [Table 4-1](#) and [Table 4-28](#) are not described the subsystem multiplexing signals.

2. **DESCRIPTION:** Description of the signal
3. **PIN TYPE:** Signal direction and type:
  - I = Input
  - O = Output
  - IO = Input or Output
  - IOD = Open drain terminal - Input or Output
  - IOZ = Input, Output or Three-state terminal
  - OZ = Output or Three-state terminal
  - A = Analog
  - PWR = Power
  - GND = Ground
  - CAP = LDO Capacitor
4. **ZBB BALL:** Associated balls bottom

For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.

### 4.3.1 DSS

**Table 4-2. DSS Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2] | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-----------------|--------------|--------------|
| DSS_DATA0       | DSS Data output | OZ           | V22          |
| DSS_DATA1       | DSS Data output | OZ           | U21          |
| DSS_DATA2       | DSS Data output | OZ           | W22          |
| DSS_DATA3       | DSS Data output | OZ           | V23          |
| DSS_DATA4       | DSS Data output | OZ           | U23          |
| DSS_DATA5       | DSS Data output | OZ           | V24          |
| DSS_DATA6       | DSS Data output | OZ           | T21          |
| DSS_DATA7       | DSS Data output | OZ           | U22          |
| DSS_DATA8       | DSS Data output | OZ           | T22          |
| DSS_DATA9       | DSS Data output | OZ           | R21          |
| DSS_DATA10      | DSS Data output | OZ           | U24          |
| DSS_DATA11      | DSS Data output | OZ           | V25          |
| DSS_DATA12      | DSS Data output | OZ           | T24          |
| DSS_DATA13      | DSS Data output | OZ           | P21          |
| DSS_DATA14      | DSS Data output | OZ           | U25          |
| DSS_DATA15      | DSS Data output | OZ           | R22          |
| DSS_DATA16      | DSS Data output | OZ           | P23          |
| DSS_DATA17      | DSS Data output | OZ           | R24          |
| DSS_DATA18      | DSS Data output | OZ           | N22          |
| DSS_DATA19      | DSS Data output | OZ           | T25          |
| DSS_DATA20      | DSS Data output | OZ           | N24          |
| DSS_DATA21      | DSS Data output | OZ           | P24          |
| DSS_DATA22      | DSS Data output | OZ           | P25          |

**Table 4-2. DSS Signal Descriptions (continued)**

| SIGNAL NAME [1]      | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|----------------------|--|--------------|--------------|
| DSS_DATA23           | DSS Data output  | OZ           | N23          |
| DSS_DE               | DSS Data Enable output   | OZ           | M25          |
| DSS_FID              | DSS Field ID output. This signal is not used for embedded sync modes   | OZ           | L25          |
| DSS_HSYNC            | DSS Horizontal Sync output. This signal is not used for embedded sync modes  | OZ           | P22          |
| DSS_PCLK             | DSS Clock output   | OZ           | N25          |
| DSS_VSYNC            | DSS Vertical Sync output. This signal is not used for embedded sync modes  | OZ           | R25          |
| <b>DSS RFBI Mode</b> |  |              |              |
| DSS_RFBI_A0          | RFBI A0 Indicate the status of the data: command or data (Polarity is programmable)  | OZ           | L25          |
| DSS_RFBI_CS0         | RFBI LCD chip select 0 (Polarity is programmable)  | OZ           | P23          |
| DSS_RFBI_CS1         | RFBI LCD chip select 1 (Polarity is programmable)  | OZ           | R24          |
| DSS_RFBI_DATA0       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | V22          |
| DSS_RFBI_DATA1       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | U21          |
| DSS_RFBI_DATA2       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | W22          |
| DSS_RFBI_DATA3       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | V23          |
| DSS_RFBI_DATA4       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | U23          |
| DSS_RFBI_DATA5       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | V24          |
| DSS_RFBI_DATA6       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | T21          |
| DSS_RFBI_DATA7       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | U22          |
| DSS_RFBI_DATA8       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | T22          |
| DSS_RFBI_DATA9       | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | R21          |
| DSS_RFBI_DATA10      | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | U24          |
| DSS_RFBI_DATA11      | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | V25          |
| DSS_RFBI_DATA12      | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | T24          |
| DSS_RFBI_DATA13      | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | P21          |
| DSS_RFBI_DATA14      | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | U25          |
| DSS_RFBI_DATA15      | RFBI Data Read/Write to LCD panel Clock reference: Asynchronous  | IOZ          | R22          |
| DSS_RFBI_HSYNC0      | RFBI Horizontal synchronization input 0 HSYNC pulse signals Clock reference: Asynchronous  | I            | P22          |
| DSS_RFBI_HSYNC1      | RFBI Horizontal synchronization input 1 HSYNC pulse signals Clock reference: Asynchronous  | I            | N22          |
| DSS_RFBI_REn         | RFBI Read Enable (Polarity is programmable) Indicate when a read is on going from the embedded emory in the LCD panel clock reference. | OZ           | N25          |

**Table 4-2. DSS Signal Descriptions (continued)**

| SIGNAL NAME [1]   | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|-------------------|--|--------------|--------------|
| DSS_RFBI_TEVSYNC0 | RFBI Vertical synchronization input 0 TE (Tearing Effect) pulse signal or the LCD panel VSYNC (Vertical Synchronization) Clock reference: Asynchronous | I            | R25          |
| DSS_RFBI_TEVSYNC1 | RFBI Vertical synchronization input 1 TE (Tearing Effect) pulse signal or the LCD panel VSYNC (Vertical Synchronization) Clock reference: Asynchronous | I            | T25          |
| DSS_RFBI_WEn      | RFBI LCD write enable (Polarity is programmable)   | OZ           | M25          |

**4.3.2 DDR EMIF****Table 4-3. DDR External Memory Interface Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| DDR3_A00        | EMIF Address Bit 00 output                             | OZ           | AC15         |
| DDR3_A01        | EMIF Address Bit 01 output                             | OZ           | Y15          |
| DDR3_A02        | EMIF Address Bit 02 output                             | OZ           | AC16         |
| DDR3_A03        | EMIF Address Bit 03 output                             | OZ           | AA15         |
| DDR3_A04        | EMIF Address Bit 04 output                             | OZ           | AB16         |
| DDR3_A05        | EMIF Address Bit 05 output                             | OZ           | AE17         |
| DDR3_A06        | EMIF Address Bit 06 output                             | OZ           | AC14         |
| DDR3_A07        | EMIF Address Bit 07 output                             | OZ           | AB15         |
| DDR3_A08        | EMIF Address Bit 08 output                             | OZ           | AC17         |
| DDR3_A09        | EMIF Address Bit 09 output                             | OZ           | AB17         |
| DDR3_A10        | EMIF Address Bit 10 output                             | OZ           | AB14         |
| DDR3_A11        | EMIF Address Bit 11 output                             | OZ           | AA16         |
| DDR3_A12        | EMIF Address Bit 12 output                             | OZ           | AA17         |
| DDR3_A13        | EMIF Address Bit 13 output                             | OZ           | AA12         |
| DDR3_A14        | EMIF Address Bit 14 output                             | OZ           | Y17          |
| DDR3_A15        | EMIF Address Bit 15 output                             | OZ           | Y16          |
| DDR3_BA0        | EMIF Bank Address 0 output                             | OZ           | AA14         |
| DDR3_BA1        | EMIF Bank Address 1 output                             | OZ           | AB13         |
| DDR3_BA2        | EMIF Bank Address 2 output                             | OZ           | AD17         |
| DDR3_CASn       | EMIF Column Address Strobe output                      | OZ           | AC13         |
| DDR3_CB00       | EMIF ECC Check Bit 00 input/output                     | IOZ          | AA11         |
| DDR3_CB01       | EMIF ECC Check Bit 01 input/output                     | IOZ          | AB11         |
| DDR3_CB02       | EMIF ECC Check Bit 02 input/output                     | IOZ          | AC11         |
| DDR3_CB03       | EMIF ECC Check Bit 03 input/output                     | IOZ          | AC12         |
| DDR3_CBDQM      | EMIF ECC Check Bit Data Mask                           | IOZ          | Y11          |
| DDR3_CBDQS_N    | EMIF ECC Check Bit Data Strobe input/output (negative) | IOZ          | AD12         |
| DDR3_CBDQS_P    | EMIF ECC Check Bit Data Strobe input/output (positive) | IOZ          | AE12         |
| DDR3_CEn0       | EMIF Chip Enable 0 output (Active Low)                 | OZ           | AD13         |
| DDR3_CKE0       | EMIF Clock Enable 0 output                             | OZ           | AB18         |
| DDR3_CLKOUT_N0  | EMIF Differential Clock 0 output (negative)            | OZ           | AD15         |
| DDR3_CLKOUT_P0  | EMIF Differential Clock 0 output (positive)            | OZ           | AE15         |
| DDR3_CLKOUT_N1  | EMIF Differential Clock 1 output (negative)            | OZ           | AD16         |
| DDR3_CLKOUT_P1  | EMIF Differential Clock 1 output (positive)            | OZ           | AE16         |
| DDR3_D00        | EMIF Data Bit 00 input/output                          | IOZ          | AD2          |
| DDR3_D01        | EMIF Data Bit 01 input/output                          | IOZ          | Y4           |

**Table 4-3. DDR External Memory Interface Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]   | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|---|--------------|--------------|
| DDR3_D02        | EMIF Data Bit 02 input/output   | IOZ          | AC3          |
| DDR3_D03        | EMIF Data Bit 03 input/output   | IOZ          | AC2          |
| DDR3_D04        | EMIF Data Bit 04 input/output   | IOZ          | AE3          |
| DDR3_D05        | EMIF Data Bit 05 input/output   | IOZ          | AA4          |
| DDR3_D06        | EMIF Data Bit 06 input/output   | IOZ          | AD3          |
| DDR3_D07        | EMIF Data Bit 07 input/output   | IOZ          | AB3          |
| DDR3_D08        | EMIF Data Bit 08 input/output   | IOZ          | AA6          |
| DDR3_D09        | EMIF Data Bit 09 input/output   | IOZ          | Y7           |
| DDR3_D10        | EMIF Data Bit 10 input/output   | IOZ          | Y6           |
| DDR3_D11        | EMIF Data Bit 11 input/output   | IOZ          | AC5          |
| DDR3_D12        | EMIF Data Bit 12 input/output   | IOZ          | AB6          |
| DDR3_D13        | EMIF Data Bit 13 input/output   | IOZ          | Y5           |
| DDR3_D14        | EMIF Data Bit 14 input/output   | IOZ          | AC4          |
| DDR3_D15        | EMIF Data Bit 15 input/output   | IOZ          | AB5          |
| DDR3_D16        | EMIF Data Bit 16 input/output   | IOZ          | AB7          |
| DDR3_D17        | EMIF Data Bit 17 input/output   | IOZ          | AB8          |
| DDR3_D18        | EMIF Data Bit 18 input/output   | IOZ          | AC7          |
| DDR3_D19        | EMIF Data Bit 19 input/output   | IOZ          | AA7          |
| DDR3_D20        | EMIF Data Bit 20 input/output   | IOZ          | AA8          |
| DDR3_D21        | EMIF Data Bit 21 input/output   | IOZ          | AC6          |
| DDR3_D22        | EMIF Data Bit 22 input/output   | IOZ          | AE7          |
| DDR3_D23        | EMIF Data Bit 23 input/output   | IOZ          | AD7          |
| DDR3_D24        | EMIF Data Bit 24 input/output   | IOZ          | AA10         |
| DDR3_D25        | EMIF Data Bit 25 input/output   | IOZ          | AE10         |
| DDR3_D26        | EMIF Data Bit 26 input/output   | IOZ          | AD10         |
| DDR3_D27        | EMIF Data Bit 27 input/output   | IOZ          | AC10         |
| DDR3_D28        | EMIF Data Bit 28 input/output   | IOZ          | AC9          |
| DDR3_D29        | EMIF Data Bit 29 input/output   | IOZ          | AB10         |
| DDR3_D30        | EMIF Data Bit 30 input/output   | IOZ          | AB9          |
| DDR3_D31        | EMIF Data Bit 31 input/output   | IOZ          | Y8           |
| DDR3_DQM0       | EMIF Data Mask 0 output for byte 0 of the 32-bit data bus   | OZ           | AB4          |
| DDR3_DQM1       | EMIF Data Mask 1 output for byte 1 of the 32-bit data bus   | OZ           | AA5          |
| DDR3_DQM2       | EMIF Data Mask 2 output for byte 2 of the 32-bit data bus   | OZ           | AC8          |
| DDR3_DQM3       | EMIF Data Mask 3 output for byte 3 of the 32-bit data bus   | OZ           | AA9          |
| DDR3_DQS0_N     | EMIF Differential Data strobe 0 negative input/output for byte 0 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AE2          |
| DDR3_DQS0_P     | EMIF Differential Data strobe 0 positive input/output for byte 0 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AD1          |
| DDR3_DQS1_N     | EMIF Differential Data strobe 1 negative input/output for byte 1 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AE4          |
| DDR3_DQS1_P     | EMIF Differential Data strobe 1 positive input/output for byte 1 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AD4          |

**ADVANCE INFORMATION**

**Table 4-3. DDR External Memory Interface Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]   | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|---|--------------|--------------|
| DDR3_DQS2_N     | EMIF Differential Data strobe 2 negative input/output for byte 2 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AD6          |
| DDR3_DQS2_P     | EMIF Differential Data strobe 2 positive input/output for byte 2 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AE6          |
| DDR3_DQS3_N     | EMIF Differential Data strobe 3 negative input/output for byte 3 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AD9          |
| DDR3_DQS3_P     | EMIF Differential Data strobe 3 positive input/output for byte 3 of the 32-bit data bus. This signal is a output to the DDR3L memory when writing and a input when reading. | IOZ          | AE9          |
| DDR3_ODT0       | EMIF On-Die Termination output for Chip Select 0  | OZ           | AA13         |
| DDR3_RASn       | EMIF Row Address Strobe output  | OZ           | AE13         |
| DDR3_RESETrn    | EMIF Reset output (DDR3L-SDRAM only)  | OZ           | Y18          |
| DDR3_RZQ0       | EMIF calibration resistor. An external 240Ω ±1% resistor must be connected between this pin and VSS.  | A            | W12          |
| DDR3_RZQ1       | EMIF calibration resistor. An external 240Ω ±1% resistor must be connected between this pin and VSS.  | A            | V9           |
| DDR3_WEn        | EMIF Write Enable output  | OZ           | Y13          |
| DDR_CLK_N       | EMIF DPLL Differential Reference Clock Input (Negative)   | I            | AD24         |
| DDR_CLK_P       | EMIF DPLL Differential Reference Clock Input (Positive)   | I            | AE24         |

For more information, see section *DDR External Memory Interface (EMIF)* in chapter *Memory Subsystem* of the device TRM.

### 4.3.3 GPMC

**Table 4-4. GPMC Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| GPMC_A0         | GPMC Address 0. Only used to effectively address 8-bit data nonmultiplexed memories. | OZ           | M25          |
| GPMC_A1         | GPMC address 1 in A/D nonmultiplexed mode and Address 17 in A/D multiplexed mode     | OZ           | V22          |
| GPMC_A2         | GPMC address 2 in A/D nonmultiplexed mode and Address 18 in A/D multiplexed mode     | OZ           | U21          |
| GPMC_A3         | GPMC address 3 in A/D nonmultiplexed mode and Address 19 in A/D multiplexed mode     | OZ           | W22          |
| GPMC_A4         | GPMC address 4 in A/D nonmultiplexed mode and Address 20 in A/D multiplexed mode     | OZ           | V23          |
| GPMC_A5         | GPMC address 5 in A/D nonmultiplexed mode and Address 21 in A/D multiplexed mode     | OZ           | U23          |
| GPMC_A6         | GPMC address 6 in A/D nonmultiplexed mode and Address 22 in A/D multiplexed mode     | OZ           | V24          |
| GPMC_A7         | GPMC address 7 in A/D nonmultiplexed mode and Address 23 in A/D multiplexed mode     | OZ           | T21          |
| GPMC_A8         | GPMC address 8 in A/D nonmultiplexed mode and Address 24 in A/D multiplexed mode     | OZ           | U22          |
| GPMC_A9         | GPMC address 9 in A/D nonmultiplexed mode and Address 25 in A/D multiplexed mode     | OZ           | T22          |
| GPMC_A10        | GPMC address 10 in A/D nonmultiplexed mode and Address 26 in A/D multiplexed mode    | OZ           | R21          |

**Table 4-4. GPMC Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| GPMC_A11        | GPMC address 11 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | U24          |
| GPMC_A12        | GPMC address 12 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | V25          |
| GPMC_A13        | GPMC address 13 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | T24          |
| GPMC_A14        | GPMC address 14 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | P21          |
| GPMC_A15        | GPMC address 15 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | U25          |
| GPMC_A16        | GPMC address 16 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | R22          |
| GPMC_A17        | GPMC address 17 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | P23          |
| GPMC_A18        | GPMC address 18 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | R24          |
| GPMC_A19        | GPMC address 19 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | N22          |
| GPMC_A20        | GPMC address 20 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | T25          |
| GPMC_A21        | GPMC address 21 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | N24          |
| GPMC_A22        | GPMC address 22 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | P24          |
| GPMC_A23        | GPMC address 23 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | P25          |
| GPMC_A24        | GPMC address 24 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | N23          |
| GPMC_A25        | GPMC address 25 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | R25          |
| GPMC_A26        | GPMC address 26 in A/D nonmultiplexed mode and unused in A/D multiplexed mode              | OZ           | P22          |
| GPMC_A27        | GPMC address 27 in A/D nonmultiplexed mode and Address 27 in A/D multiplexed mode          | OZ           | N25          |
| GPMC_AD0        | GPMC Data 0 in A/D nonmultiplexed mode and additionally Address 1 in A/D multiplexed mode  | IOZ          | AC21         |
| GPMC_AD1        | GPMC Data 1 in A/D nonmultiplexed mode and additionally Address 2 in A/D multiplexed mode  | IOZ          | AE20         |
| GPMC_AD2        | GPMC Data 2 in A/D nonmultiplexed mode and additionally Address 3 in A/D multiplexed mode  | IOZ          | AD22         |
| GPMC_AD3        | GPMC Data 3 in A/D nonmultiplexed mode and additionally Address 4 in A/D multiplexed mode  | IOZ          | AD20         |
| GPMC_AD4        | GPMC Data 4 in A/D nonmultiplexed mode and additionally Address 5 in A/D multiplexed mode  | IOZ          | AE21         |
| GPMC_AD5        | GPMC Data 5 in A/D nonmultiplexed mode and additionally Address 6 in A/D multiplexed mode  | IOZ          | AE22         |
| GPMC_AD6        | GPMC Data 6 in A/D nonmultiplexed mode and additionally Address 7 in A/D multiplexed mode  | IOZ          | AC20         |
| GPMC_AD7        | GPMC Data 7 in A/D nonmultiplexed mode and additionally Address 8 in A/D multiplexed mode  | IOZ          | AD21         |
| GPMC_AD8        | GPMC Data 8 in A/D nonmultiplexed mode and additionally Address 9 in A/D multiplexed mode  | IOZ          | AE23         |
| GPMC_AD9        | GPMC Data 9 in A/D nonmultiplexed mode and additionally Address 10 in A/D multiplexed mode | IOZ          | AB20         |

**ADVANCE INFORMATION**

**Table 4-4. GPMC Signal Descriptions (continued)**

| SIGNAL NAME [1]         | DESCRIPTION [2]   | PIN TYPE [3] | ZBB BALL [4] |
|-------------------------|---|--------------|--------------|
| GPMC_AD10               | GPMC Data 10 in A/D nonmultiplexed mode and additionally Address 11 in A/D multiplexed mode | IOZ          | AA20         |
| GPMC_AD11               | GPMC Data 11 in A/D nonmultiplexed mode and additionally Address 12 in A/D multiplexed mode | IOZ          | AD23         |
| GPMC_AD12               | GPMC Data 12 in A/D nonmultiplexed mode and additionally Address 13 in A/D multiplexed mode | IOZ          | AA21         |
| GPMC_AD13               | GPMC Data 13 in A/D nonmultiplexed mode and additionally Address 14 in A/D multiplexed mode | IOZ          | AB21         |
| GPMC_AD14               | GPMC Data 14 in A/D nonmultiplexed mode and additionally Address 15 in A/D multiplexed mode | IOZ          | AB22         |
| GPMC_AD15               | GPMC Data 15 in A/D nonmultiplexed mode and additionally Address 16 in A/D multiplexed mode | IOZ          | AA22         |
| GPMC_ADVn_ALE           | GPMC address valid active low or address latch enable                                       | OZ           | AC23         |
| GPMC_BEn1               | GPMC upper-byte enable (Active Low)   | OZ           | AB24         |
| GPMC_BEn0_CLE           | GPMC lower-byte enable (Active Low)   | OZ           | AC24         |
| GPMC_CLK <sup>(1)</sup> | GPMC Clock output   | IOZ          | AB23         |
| GPMC_CSn0               | GPMC Chip Select 0 (Active Low)   | OZ           | AB25         |
| GPMC_CSn1               | GPMC Chip Select 1 (Active Low)   | OZ           | W24          |
| GPMC_CSn2               | GPMC Chip Select 2 (Active Low)   | OZ           | W23          |
| GPMC_CSn3               | GPMC Chip Select 3 (Active Low)   | OZ           | Y25          |
| GPMC_DIR                | GPMC direction  | OZ           | AA25         |
| GPMC_OEn_REn            | GPMC output enable (Active Low) or read enable  | OZ           | AC22         |
| GPMC_WAIT0              | GPMC external indication of wait 0  | I            | Y24          |
| GPMC_WAIT1              | GPMC external indication of wait 1  | I            | AA24         |
| GPMC_WEn                | GPMC write enable (Active Low)  | OZ           | Y22          |
| GPMC_WPn                | GPMC flash write protect (Active Low)   | OZ           | W25          |

(1) This clock signal is implemented as *pad loopback* inside the device — the output signal is looped back through the input buffer to serve as the internal reference signal. Series termination is required (as close as possible to device pin) to improve signal integrity of the clock input.

For more information, see section *General-Purpose Memory Controller (GPMC)* in chapter *Memory Subsystem* of the device TRM.

#### 4.3.4 Timers

**Table 4-5. Timer Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]               | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-------------------------------|--------------|--------------|
| TIM10           | Timer Input for TIMERS [4:0]  | I            | T2           |
| TIM11           | Timer Input for TIMERS [4:0]  | I            | W23          |
| TIMO0           | Timer Output for TIMERS [4:0] | OZ           | U1           |
| TIMO1           | Timer Output for TIMERS [4:0] | OZ           | Y25          |

For more information, see section *Timers* in chapter *Peripherals* of the device TRM.

#### 4.3.5 I2C

**Table 4-6. I2C Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2] | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-----------------|--------------|--------------|
| I2C0_SCL        | I2C0 Clock I/O  | IOD          | U5           |



**Table 4-6. I2C Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2] | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-----------------|--------------|--------------|
| I2C0_SDA        | I2C0 Data I/O   | IOD          | W5           |
| I2C1_SCL        | I2C1 Clock I/O  | IOD          | V6           |
| I2C1_SDA        | I2C1 Data I/O   | IOD          | W4           |
| I2C2_SCL        | I2C2 Clock I/O  | IOD          | V5           |
| I2C2_SDA        | I2C2 Data I/O   | IOD          | V4           |

For more information, see section *Inter-IC module (I2C)* in chapter *Peripherals* of the device TRM.

### 4.3.6 UART

**Table 4-7. UART Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]                        | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| UART0_CTSn      | UART0 Clear to Send (Active Low)       | I            | T2           |
| UART0_DCDn      | UART0 Data Carrier Detect (Active Low) | I            | E21          |
| UART0_DSRn      | UART0 Data Set Ready (Active Low)      | I            | D21          |
| UART0_DTRn      | UART0 Data Terminal Ready (Active Low) | OZ           | D22          |
| UART0_RIN       | UART0 Ring Indicator Input             | I            | C21          |
| UART0_RTSn      | UART0 Request to Send (Active Low)     | OZ           | U1           |
| UART0_RXD       | UART0 Receive Data Input               | I            | T4           |
| UART0_TXD       | UART0 Transmit Data Output             | OZ           | T1           |
| UART1_CTSn      | UART1 Clear to Send (Active Low)       | I            | U2           |
| UART1_RTSn      | UART1 Request to Send (Active Low)     | OZ           | U4           |
| UART1_RXD       | UART1 Receive Data Input               | I            | T3           |
| UART1_TXD       | UART1 Transmit Data Output             | OZ           | T5           |
| UART2_CTSn      | UART2 Clear to Send (Active Low)       | I            | D22          |
| UART2_RTSn      | UART2 Request to Send (Active Low)     | OZ           | C21          |
| UART2_RXD       | UART2 Receive Data Input for UART Mode | I            | E21          |
| UART2_TXD       | UART2 Transmit Data Output             | OZ           | D21          |

For more information, see section *Universal Asynchronous Receiver/Transmitter (UART)* in chapter *Peripherals* of the device TRM.

### 4.3.7 SPI

**Table 4-8. SPI Signal Descriptions**

| SIGNAL NAME [1]         | DESCRIPTION [2]                  | PIN TYPE [3] | ZBB BALL [4] |
|-------------------------|----------------------------------|--------------|--------------|
| SPI0_CLK <sup>(1)</sup> | SPI Clock I/O                    | IOZ          | M2           |
| SPI0_SCSn0              | SPI Chip Select I/O (Active Low) | IOZ          | M3           |
| SPI0_SCSn1              | SPI Chip Select I/O (Active Low) | IOZ          | M4           |
| SPI0_SIMO               | SPI Data Output                  | IOZ          | N4           |
| SPI0_SOMI               | SPI Data Input                   | IOZ          | M1           |
| SPI1_CLK <sup>(1)</sup> | SPI Clock I/O                    | IOZ          | N2           |
| SPI1_SCSn0              | SPI Chip Select I/O (Active Low) | IOZ          | P1           |
| SPI1_SCSn1              | SPI Chip Select I/O (Active Low) | IOZ          | N3           |
| SPI1_SIMO               | SPI Data Output                  | IOZ          | P2           |
| SPI1_SOMI               | SPI Data Input                   | IOZ          | N1           |

**Table 4-8. SPI Signal Descriptions (continued)**

| SIGNAL NAME [1]         | DESCRIPTION [2]                  | PIN TYPE [3] | ZBB BALL [4] |
|-------------------------|----------------------------------|--------------|--------------|
| SPI2_CLK <sup>(1)</sup> | SPI Clock I/O                    | IOZ          | R2           |
| SPI2_SCSn0              | SPI Chip Select I/O (Active Low) | IOZ          | P3           |
| SPI2_SCSn1              | SPI Chip Select I/O (Active Low) | IOZ          | P4           |
| SPI2_SIMO               | SPI Data Output                  | IOZ          | R3           |
| SPI2_SOMI               | SPI Data Input                   | IOZ          | R4           |
| SPI3_CLK <sup>(1)</sup> | SPI Clock I/O                    | IOZ          | E24          |
| SPI3_SCSn0              | SPI Chip Select I/O (Active Low) | IOZ          | C24          |
| SPI3_SCSn1              | SPI Chip Select I/O (Active Low) | IOZ          | E25          |
| SPI3_SIMO               | SPI Data Output                  | IOZ          | F24          |
| SPI3_SOMI               | SPI Data Input                   | IOZ          | F25          |

(1) This clock signal is implemented as *pad loopback* inside the device — the output signal is looped back through the input buffer to serve as the internal reference signal. Series termination is required (as close as possible to device pin) to improve signal integrity of the clock input.

For more information, see section *Serial Peripheral Interface (SPI)* in chapter *Peripherals* of the device TRM.

#### 4.3.8 QSPI

**Table 4-9. QSPI Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]   | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|---|--------------|--------------|
| QSPI_CLK        | QSPI Serial Clock Output  | OZ           | K25          |
| QSPI_CSn0       | QSPI Chip Select 0 (Active Low). This pin is used for QSPI boot modes.  | OZ           | J25          |
| QSPI_CSn1       | QSPI Chip Select 1 (Active Low)   | OZ           | H23          |
| QSPI_CSn2       | QSPI Chip Select 2 (Active Low)   | OZ           | H22          |
| QSPI_CSn3       | QSPI Chip Select 3 (Active Low)   | OZ           | H21          |
| QSPI_D0         | QSPI Data 0. This pin is output data for all commands and writes. For dual read and quad read modes, it becomes input data pin during read phase. | IOZ          | J23          |
| QSPI_D1         | QSPI Data 1. Input read data in all modes.  | IOZ          | J22          |
| QSPI_D2         | QSPI Data 2. This pin is used only in quad read mode as input data pin during read phase.   | IOZ          | J21          |
| QSPI_D3         | QSPI Data 3. This pin is used only in quad read mode as input data pin during read phase.   | IOZ          | J24          |
| QSPI_RCLK       | QSPI Return Clock Input. Must be connected from QSPI_SCLK on PCB. Refer to PCB Guidelines for QSPI.   | I            | K24          |

For more information, see section *Quad Serial Peripheral Interface (QSPI)* in chapter *Peripherals* of the device TRM.

#### 4.3.9 McASP

**Table 4-10. McASP Signal Descriptions**

| SIGNAL NAME [1]             | DESCRIPTION [2]                | PIN TYPE [3] | ZBB BALL [4] |
|-----------------------------|--------------------------------|--------------|--------------|
| MCASP0_ACLKR <sup>(1)</sup> | McASP0 Receive Bit Clock I/O   | IOZ          | E9           |
| MCASP0_ACLKX <sup>(1)</sup> | McASP0 Transmit Bit Clock I/O  | IOZ          | D9           |
| MCASP0_AFSR                 | McASP0 Receive Frame Sync I/O  | IOZ          | A8           |
| MCASP0_AFSX                 | McASP0 Transmit Frame Sync I/O | IOZ          | C8           |

**Table 4-10. McASP Signal Descriptions (continued)**

| SIGNAL NAME [1]             | DESCRIPTION [2]                                    | PIN TYPE [3] | ZBB BALL [4] |
|-----------------------------|--|--------------|--------------|
| MCASP0_AHCLKR               | McASP0 Receive High-Frequency Master Clock I/O     | IOZ          | B8           |
| MCASP0_AHCLKX               | McASP0 Transmit High-Frequency Master Clock Output | OZ           | C9           |
| MCASP0_AMUTE                | McASP0 Mute  | IOZ          | C7           |
| MCASP0_AXR0                 | McASP0 Transmit and Receive Data I/O               | IOZ          | B9           |
| MCASP0_AXR1                 | McASP0 Transmit and Receive Data I/O               | IOZ          | A9           |
| MCASP0_AXR2                 | McASP0 Transmit and Receive Data I/O               | IOZ          | B10          |
| MCASP0_AXR3                 | McASP0 Transmit and Receive Data I/O               | IOZ          | A10          |
| MCASP0_AXR4                 | McASP0 Transmit and Receive Data I/O               | IOZ          | C10          |
| MCASP0_AXR5                 | McASP0 Transmit and Receive Data I/O               | IOZ          | E10          |
| MCASP0_AXR6                 | McASP0 Transmit and Receive Data I/O               | IOZ          | D10          |
| MCASP0_AXR7                 | McASP0 Transmit and Receive Data I/O               | IOZ          | F10          |
| MCASP0_AXR8                 | McASP0 Transmit and Receive Data I/O               | IOZ          | C11          |
| MCASP0_AXR9                 | McASP0 Transmit and Receive Data I/O               | IOZ          | D11          |
| MCASP0_AXR10                | McASP0 Transmit and Receive Data I/O               | IOZ          | E11          |
| MCASP0_AXR11                | McASP0 Transmit and Receive Data I/O               | IOZ          | F12          |
| MCASP0_AXR12                | McASP0 Transmit and Receive Data I/O               | IOZ          | E12          |
| MCASP0_AXR13                | McASP0 Transmit and Receive Data I/O               | IOZ          | C12          |
| MCASP0_AXR14                | McASP0 Transmit and Receive Data I/O               | IOZ          | B11          |
| MCASP0_AXR15                | McASP0 Transmit and Receive Data I/O               | IOZ          | B12          |
| MCASP1_ACLKR <sup>(1)</sup> | McASP1 Receive Bit Clock I/O                       | IOZ          | B4           |
| MCASP1_ACLKX <sup>(1)</sup> | McASP1 Transmit Bit Clock I/O                      | IOZ          | D6           |
| MCASP1_AFSR                 | McASP1 Receive Frame Sync I/O                      | IOZ          | A4           |
| MCASP1_AFSX                 | McASP1 Transmit Frame Sync I/O                     | IOZ          | C4           |
| MCASP1_AHCLKR               | McASP1 Receive High-Frequency Master Clock I/O     | IOZ          | E7           |
| MCASP1_AHCLKX               | McASP1 Transmit High-Frequency Master Clock Output | OZ           | C5           |
| MCASP1_AMUTE                | McASP1 Mute  | IOZ          | A5           |
| MCASP1_AXR0                 | McASP1 Transmit and Receive Data I/O               | IOZ          | B5           |
| MCASP1_AXR1                 | McASP1 Transmit and Receive Data I/O               | IOZ          | B6           |
| MCASP1_AXR2                 | McASP1 Transmit and Receive Data I/O               | IOZ          | D7           |
| MCASP1_AXR3                 | McASP1 Transmit and Receive Data I/O               | IOZ          | A6           |
| MCASP1_AXR4                 | McASP1 Transmit and Receive Data I/O               | IOZ          | C6           |
| MCASP1_AXR5                 | McASP1 Transmit and Receive Data I/O               | IOZ          | E8           |
| MCASP1_AXR6                 | McASP1 Transmit and Receive Data I/O               | IOZ          | A7           |
| MCASP1_AXR7                 | McASP1 Transmit and Receive Data I/O               | IOZ          | D8           |
| MCASP1_AXR8                 | McASP1 Transmit and Receive Data I/O               | IOZ          | F9           |
| MCASP1_AXR9                 | McASP1 Transmit and Receive Data I/O               | IOZ          | B7           |
| MCASP2_ACLKR <sup>(1)</sup> | McASP2 Receive Bit Clock I/O                       | IOZ          | B2           |
| MCASP2_ACLKX <sup>(1)</sup> | McASP2 Transmit Bit Clock I/O                      | IOZ          | B3           |
| MCASP2_AFSR                 | McASP2 Receive Frame Sync I/O                      | IOZ          | D4           |
| MCASP2_AFSX                 | McASP2 Transmit Frame Sync I/O                     | IOZ          | C3           |
| MCASP2_AHCLKR               | McASP2 Receive High-Frequency Master Clock I/O     | IOZ          | E6           |
| MCASP2_AHCLKX               | McASP2 Transmit High-Frequency Master Clock Output | OZ           | D5           |
| MCASP2_AMUTE                | McASP2 Mute  | IOZ          | C2           |
| MCASP2_AXR0                 | McASP2 Transmit and Receive Data I/O               | IOZ          | D3           |
| MCASP2_AXR1                 | McASP2 Transmit and Receive Data I/O               | IOZ          | A2           |
| MCASP2_AXR2                 | McASP2 Transmit and Receive Data I/O               | IOZ          | E4           |
| MCASP2_AXR3                 | McASP2 Transmit and Receive Data I/O               | IOZ          | B1           |

**ADVANCE INFORMATION**

**Table 4-10. McASP Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]                      | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--------------------------------------|--------------|--------------|
| MCASP2_AXR4     | McASP2 Transmit and Receive Data I/O | IOZ          | A3           |
| MCASP2_AXR5     | McASP2 Transmit and Receive Data I/O | IOZ          | E5           |

(1) This clock signal is implemented as *pad loopback* inside the device — the output signal is looped back through the input buffer to serve as the internal reference signal. Series termination is required (as close as possible to device pin) to improve signal integrity of the clock input.

For more information, see section *Multi-channel Audio Serial Port (McASP)* in chapter *Peripherals* of the device TRM.

### 4.3.10 USB

**Table 4-11. USB Signal Descriptions**

| SIGNAL NAME [1]                     | DESCRIPTION [2]   | PIN TYPE [3] | ZBB BALL [4] |
|-------------------------------------|---|--------------|--------------|
| USB0_DM <sup>(1)</sup>              | USB0 USB2.0 differential signal pair (negative)                           | IO           | B18          |
| USB0_DP <sup>(1)</sup>              | USB0 USB2.0 differential signal pair (positive)                           | IO           | A18          |
| USB0_DRVVBUS <sup>(1)</sup>         | USB0 Drive VBUS signal  | OZ           | E19          |
| USB0_EXT_TRIGGER <sup>(1)</sup>     | USB0 USB2.0 External trigger Input  | I            | H22          |
| USB0_ID <sup>(1)</sup>              | USB0 USB2.0 operational mode determination input                          | A            | A19          |
| USB0_TXRTUNE_RKELVIN <sup>(1)</sup> | USB0 USB2.0 Transmitter Kelvin Connection to Resistor Tune Pin (200Ω ±1%) | A            | C19          |
| USB0_VBUS <sup>(1)</sup>            | 5-V USB0 VBUS comparator input  | A            | B19          |
| USB0_XO <sup>(1)</sup>              | USB0 USB2.0 Crystal Oscillator XO Pin or Board Clock Reference Input      | I            | D19          |
| USB1_DM                             | USB1 USB2.0 differential signal pair (negative)                           | IO           | A20          |
| USB1_DP                             | USB1 USB2.0 differential signal pair (positive)                           | IO           | B20          |
| USB1_DRVVBUS                        | USB1 Drive VBUS signal  | OZ           | B21          |
| USB1_EXT_TRIGGER                    | USB1 USB2.0 External trigger Input  | I            | H21          |
| USB1_ID                             | USB1 USB2.0 operational mode determination input                          | A            | E20          |
| USB1_TXRTUNE_RKELVIN                | USB1 USB2.0 Transmitter Kelvin Connection to Resistor Tune Pin (200Ω ±1%) | A            | D20          |
| USB1_VBUS                           | 5-V USB1 VBUS comparator input  | A            | A21          |
| USB1_XO                             | USB1 USB2.0 Crystal Oscillator XO Pin or Board Clock Reference Input      | I            | C20          |

(1) The USB0 port is **NOT supported** in the 66AK2G01 device. For more details on the device differentiation, refer to [Table 3-1, Device Comparison](#).

For more information, see section *Universal Serial Bus Subsystem (USB)* in chapter *Peripherals* of the device TRM.

### 4.3.11 PCI ESS

**Table 4-12. PCI ESS Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]                                | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| PCIE_CLK_N      | PCIe Clock Input (negative)                    | I            | F2           |
| PCIE_CLK_P      | PCIe Clock Input (positive)                    | I            | G2           |
| PCIE_REFRES     | PCIe SerDes Reference Resistor input (3kΩ ±1%) | A            | H7           |
| PCIE_RXN0       | PCIe Receive Data Lane 0 (negative)            | I            | D1           |
| PCIE_RXP0       | PCIe Receive Data Lane 0 (positive)            | I            | E1           |
| PCIE_TXN0       | PCIe Transmit Data Lane 0 (negative)           | O            | H1           |
| PCIE_TXP0       | PCIe Transmit Data Lane 0 (positive)           | O            | G1           |

For more information, see section *Peripheral Component Interconnect Express Subsystem (PCIe SS)* in chapter *Peripherals* of the device TRM.

### 4.3.12 DCAN

**Table 4-13. DCAN Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]         | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-------------------------|--------------|--------------|
| DCAN0_RX        | DCAN0 receive data pin  | I            | R5           |
| DCAN0_TX        | DCAN0 transmit data pin | OZ           | P5           |
| DCAN1_RX        | DCAN1 receive data pin  | I            | H21          |
| DCAN1_TX        | DCAN1 transmit data pin | OZ           | H22          |

For more information, see section *Dual Controller Area Network (DCAN) Interface* in chapter *Peripherals* of the device TRM.

### 4.3.13 EMAC

**Table 4-14. EMAC Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]                        | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| CPTS_HW1_TSPUSH | CPTS Hardware Time Stamp Push Input 1  | I            | E21          |
| CPTS_HW2_TSPUSH | CPTS Hardware Time Stamp Push Input 2  | I            | D21          |
| CPTS_TS_COMP    | CPTS Time Stamp Counter Compare Output | OZ           | C21          |
| CPTS_TS_SYNC    | CPTS Time Stamp Counter Bit Output     | OZ           | D22          |
| MDIO_CLK        | MDIO Clock                             | OZ           | U3           |
| MDIO_DATA       | MDIO Data                              | IOZ          | V3           |
| MII_COL         | MII Collision Detect (Sense) Input     | I            | B25          |
| MII_CRD         | MII Carrier Sense Input                | I            | G22          |
| MII_RXCLK       | MII Receive Clock                      | I            | A22          |
| MII_RXD0        | MII Receive Data 0                     | I            | B24          |
| MII_RXD1        | MII Receive Data 1                     | I            | C23          |
| MII_RXD2        | MII Receive Data 2                     | I            | B23          |
| MII_RXD3        | MII Receive Data 3                     | I            | F22          |
| MII_RXDV        | MII Receive Data Valid Input           | I            | A24          |
| MII_RXER        | MII Receive Data Error Input           | I            | F23          |
| MII_TXCLK       | MII Transmit Clock                     | I            | C25          |
| MII_TXD0        | MII Transmit Data 0                    | OZ           | G23          |
| MII_TXD1        | MII Transmit Data 1                    | OZ           | G24          |
| MII_TXD2        | MII Transmit Data 2                    | OZ           | G25          |
| MII_TXD3        | MII Transmit Data 3                    | OZ           | D25          |
| MII_TXEN        | MII Transmit Data Enable Output        | OZ           | H25          |
| MII_TXER        | MII Transmit Data Error Output         | OZ           | H24          |
| RGMIIRXC        | RGMIIR Receive Clock                   | I            | A22          |
| RGMIIRXCTL      | RGMIIR Receive Control                 | I            | A24          |
| RGMIIRXD0       | RGMIIR Receive Data                    | I            | B24          |
| RGMIIRXD1       | RGMIIR Receive Data                    | I            | C23          |
| RGMIIRXD2       | RGMIIR Receive Data                    | I            | B23          |
| RGMIIRXD3       | RGMIIR Receive Data                    | I            | F22          |
| RGMIITXC        | RGMIIT Transmit Clock                  | IOZ          | C25          |
| RGMIITXCTL      | RGMIIT Transmit Enable                 | OZ           | H25          |
| RGMIITXD0       | RGMIIT Transmit Data                   | OZ           | G23          |
| RGMIITXD1       | RGMIIT Transmit Data                   | OZ           | G24          |

**Table 4-14. EMAC Signal Descriptions (continued)**

| SIGNAL NAME [1]            | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|----------------------------|--|--------------|--------------|
| RGMII_TXD2                 | RGMII Transmit Data                                      | OZ           | G25          |
| RGMII_TXD3                 | RGMII Transmit Data                                      | OZ           | D25          |
| RMII_CRS_DV                | RMII Carrier Sense Input                                 | I            | G22          |
| RMII_REFCLK <sup>(1)</sup> | 50-MHz RMII clock. Typically sourced from the CLKOUT pin | I            | D24          |
| RMII_RXD0                  | RMII Receive Data  | I            | B24          |
| RMII_RXD1                  | RMII Receive Data  | I            | C23          |
| RMII_RXER                  | RMII Receive Data Error Input                            | I            | F23          |
| RMII_TXD0                  | RMII Transmit Data                                       | OZ           | G23          |
| RMII_TXD1                  | RMII Transmit Data                                       | OZ           | G24          |
| RMII_TXEN                  | RMII Transmit Data Enable Output                         | OZ           | H25          |

(1) This clock signal is implemented as *pad loopback* inside the device — the output signal is looped back through the input buffer to serve as the internal reference signal. Series termination is required (as close as possible to device pin) to improve signal integrity of the clock input.

For more information, see section *Networking Subsystem (NSS), Gigabit Ethernet MAC (EMAC) Subsystem* in chapter *Peripherals* of the device TRM.

#### 4.3.14 MLB

**Table 4-15. MLB Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| MLBP_CLK_N      | Media Local Bus Subsystem (MLB) clock input differential pair (negative)             | I            | L23          |
| MLBP_CLK_P      | Media Local Bus Subsystem (MLB) clock input differential pair (positive)             | I            | M23          |
| MLBP_DAT_N      | Media Local Bus Subsystem (MLB) data input and output differential pair (negative)   | IO           | K22          |
| MLBP_DAT_P      | Media Local Bus Subsystem (MLB) data input and output differential pair (positive)   | IO           | K23          |
| MLBP_SIG_N      | Media Local Bus Subsystem (MLB) signal input and output differential pair (negative) | IO           | M24          |
| MLBP_SIG_P      | Media Local Bus Subsystem (MLB) signal input and output differential pair (positive) | IO           | L24          |
| MLB_CLK         | Media Local Bus Subsystem (MLB) clock input  | I            | AA24         |
| MLB_DAT         | Media Local Bus Subsystem (MLB) data input and output                                | IOZ          | W24          |
| MLB_SIG         | Media Local Bus Subsystem (MLB) signal input and output                              | IOZ          | AA25         |

For more information, see section *Media Local Bus (MLB)* in chapter *Peripherals* of the device TRM.

### 4.3.15 McBSP

**Table 4-16. McBSP Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]                         | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|---|--------------|--------------|
| MCBSP_CLKR      | McBSP received serial clock             | IOZ          | D17          |
| MCBSP_CLKX      | McBSP transmitted serial clock          | IOZ          | B16          |
| MCBSP_DR        | McBSP received serial data              | I            | D15          |
| MCBSP_DX        | McBSP transmitted serial data           | OZ           | A16          |
| MCBSP_FSR       | McBSP received frame synchronization    | IOZ          | C16          |
| MCBSP_FSX       | McBSP transmitted frame synchronization | IOZ          | E15          |

For more information, see section *Multi-channel Buffered Serial Port (McBSP)* in chapter *Peripherals* of the device TRM.

### 4.3.16 MMC/SD

**Table 4-17. MMC/SD Signal Descriptions**

| SIGNAL NAME [1]         | DESCRIPTION [2]                          | PIN TYPE [3] | ZBB BALL [4] |
|-------------------------|--|--------------|--------------|
| MMC0_CLK <sup>(1)</sup> | MMC0 clock                               | IOZ          | F13          |
| MMC0_CMD                | MMC0 command                             | IOZ          | C13          |
| MMC0_DAT0               | MMC0 data bit 0                          | IOZ          | B13          |
| MMC0_DAT1               | MMC0 data bit 1                          | IOZ          | A13          |
| MMC0_DAT2               | MMC0 data bit 2                          | IOZ          | A11          |
| MMC0_DAT3               | MMC0 data bit 3                          | IOZ          | A12          |
| MMC0_DAT4               | MMC0 data bit 4                          | IOZ          | B12          |
| MMC0_DAT5               | MMC0 data bit 5                          | IOZ          | B11          |
| MMC0_DAT6               | MMC0 data bit 6                          | IOZ          | C12          |
| MMC0_DAT7               | MMC0 data bit 7                          | IOZ          | E12          |
| MMC0_POW                | MMC/SD cards on/off power supply control | OZ           | D11          |
| MMC0_SDCD               | MMC0 Card Detect                         | I            | F12          |
| MMC0_SDWP               | MMC0 Write Protect                       | I            | E11          |
| MMC1_CLK <sup>(1)</sup> | MMC1 clock                               | IOZ          | J4           |
| MMC1_CMD                | MMC1 command                             | IOZ          | J2           |
| MMC1_DAT0               | MMC1 data bit 0                          | IOZ          | H3           |
| MMC1_DAT1               | MMC1 data bit 1                          | IOZ          | F5           |
| MMC1_DAT2               | MMC1 data bit 2                          | IOZ          | J5           |
| MMC1_DAT3               | MMC1 data bit 3                          | IOZ          | H4           |
| MMC1_DAT4               | MMC1 data bit 4                          | IOZ          | E3           |
| MMC1_DAT5               | MMC1 data bit 5                          | IOZ          | G4           |
| MMC1_DAT6               | MMC1 data bit 6                          | IOZ          | F4           |
| MMC1_DAT7               | MMC1 data bit 7                          | IOZ          | G5           |
| MMC1_POW                | MMC/SD cards on/off power supply control | OZ           | K2           |
| MMC1_SDCD               | MMC1 Card Detect                         | I            | J3           |
| MMC1_SDWP               | MMC1 Write Protect                       | I            | K3           |

(1) This clock signal is implemented as *pad loopback* inside the device — the output signal is looped back through the input buffer to serve as the internal reference signal. Series termination is required (as close as possible to device pin) to improve signal integrity of the clock input.

For more information, see section *Multimedia Card High Speed Interface (MMC/SD)* in chapter *Peripherals* of the device TRM.



### 4.3.17 GPIO

**Table 4-18. GPIO Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]              | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|------------------------------|--------------|--------------|
| GPIO0_00        | General-Purpose Input/Output | IOZ          | AC21         |
| GPIO0_01        | General-Purpose Input/Output | IOZ          | AE20         |
| GPIO0_02        | General-Purpose Input/Output | IOZ          | AD22         |
| GPIO0_03        | General-Purpose Input/Output | IOZ          | AD20         |
| GPIO0_04        | General-Purpose Input/Output | IOZ          | AE21         |
| GPIO0_05        | General-Purpose Input/Output | IOZ          | AE22         |
| GPIO0_06        | General-Purpose Input/Output | IOZ          | AC20         |
| GPIO0_07        | General-Purpose Input/Output | IOZ          | AD21         |
| GPIO0_08        | General-Purpose Input/Output | IOZ          | AE23         |
| GPIO0_09        | General-Purpose Input/Output | IOZ          | AB20         |
| GPIO0_10        | General-Purpose Input/Output | IOZ          | AA20         |
| GPIO0_11        | General-Purpose Input/Output | IOZ          | AD23         |
| GPIO0_12        | General-Purpose Input/Output | IOZ          | AA21         |
| GPIO0_13        | General-Purpose Input/Output | IOZ          | AB21         |
| GPIO0_14        | General-Purpose Input/Output | IOZ          | AB22         |
| GPIO0_15        | General-Purpose Input/Output | IOZ          | AA22         |
| GPIO0_16        | General-Purpose Input/Output | IOZ          | AB23         |
| GPIO0_17        | General-Purpose Input/Output | IOZ          | AC23         |
| GPIO0_18        | General-Purpose Input/Output | IOZ          | AC22         |
| GPIO0_19        | General-Purpose Input/Output | IOZ          | Y22          |
| GPIO0_100       | General-Purpose Input/Output | IOZ          | N3           |
| GPIO0_101       | General-Purpose Input/Output | IOZ          | P3           |
| GPIO0_102       | General-Purpose Input/Output | IOZ          | P4           |
| GPIO0_103       | General-Purpose Input/Output | IOZ          | R2           |
| GPIO0_104       | General-Purpose Input/Output | IOZ          | R4           |
| GPIO0_105       | General-Purpose Input/Output | IOZ          | R3           |
| GPIO0_106       | General-Purpose Input/Output | IOZ          | T2           |
| GPIO0_107       | General-Purpose Input/Output | IOZ          | U1           |
| GPIO0_108       | General-Purpose Input/Output | IOZ          | D3           |
| GPIO0_109       | General-Purpose Input/Output | IOZ          | A2           |
| GPIO0_110       | General-Purpose Input/Output | IOZ          | E4           |
| GPIO0_111       | General-Purpose Input/Output | IOZ          | B1           |
| GPIO0_112       | General-Purpose Input/Output | IOZ          | A3           |
| GPIO0_113       | General-Purpose Input/Output | IOZ          | E5           |
| GPIO0_114       | General-Purpose Input/Output | IOZ          | B2           |
| GPIO0_115       | General-Purpose Input/Output | IOZ          | D4           |
| GPIO0_116       | General-Purpose Input/Output | IOZ          | E6           |
| GPIO0_117       | General-Purpose Input/Output | IOZ          | C2           |
| GPIO0_118       | General-Purpose Input/Output | IOZ          | C3           |
| GPIO0_119       | General-Purpose Input/Output | IOZ          | D5           |
| GPIO0_120       | General-Purpose Input/Output | IOZ          | B3           |
| GPIO0_121       | General-Purpose Input/Output | IOZ          | B4           |
| GPIO0_122       | General-Purpose Input/Output | IOZ          | A4           |
| GPIO0_123       | General-Purpose Input/Output | IOZ          | E7           |
| GPIO0_124       | General-Purpose Input/Output | IOZ          | D6           |

**ADVANCE INFORMATION**

Table 4-18. GPIO Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2]              | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|------------------------------|--------------|--------------|
| GPIO0_125       | General-Purpose Input/Output | IOZ          | C4           |
| GPIO0_126       | General-Purpose Input/Output | IOZ          | C5           |
| GPIO0_127       | General-Purpose Input/Output | IOZ          | A5           |
| GPIO0_128       | General-Purpose Input/Output | IOZ          | B5           |
| GPIO0_129       | General-Purpose Input/Output | IOZ          | B6           |
| GPIO0_130       | General-Purpose Input/Output | IOZ          | D7           |
| GPIO0_131       | General-Purpose Input/Output | IOZ          | A6           |
| GPIO0_132       | General-Purpose Input/Output | IOZ          | C6           |
| GPIO0_133       | General-Purpose Input/Output | IOZ          | E8           |
| GPIO0_134       | General-Purpose Input/Output | IOZ          | A7           |
| GPIO0_135       | General-Purpose Input/Output | IOZ          | D8           |
| GPIO0_136       | General-Purpose Input/Output | IOZ          | F9           |
| GPIO0_137       | General-Purpose Input/Output | IOZ          | B7           |
| GPIO0_138       | General-Purpose Input/Output | IOZ          | C7           |
| GPIO0_139       | General-Purpose Input/Output | IOZ          | E9           |
| GPIO0_140       | General-Purpose Input/Output | IOZ          | A8           |
| GPIO0_141       | General-Purpose Input/Output | IOZ          | B8           |
| GPIO0_142       | General-Purpose Input/Output | IOZ          | D9           |
| GPIO0_143       | General-Purpose Input/Output | IOZ          | C8           |
| GPIO0_20        | General-Purpose Input/Output | IOZ          | AC24         |
| GPIO0_21        | General-Purpose Input/Output | IOZ          | AB24         |
| GPIO0_22        | General-Purpose Input/Output | IOZ          | Y24          |
| GPIO0_23        | General-Purpose Input/Output | IOZ          | AA24         |
| GPIO0_24        | General-Purpose Input/Output | IOZ          | W25          |
| GPIO0_25        | General-Purpose Input/Output | IOZ          | AA25         |
| GPIO0_26        | General-Purpose Input/Output | IOZ          | AB25         |
| GPIO0_27        | General-Purpose Input/Output | IOZ          | W24          |
| GPIO0_28        | General-Purpose Input/Output | IOZ          | W23          |
| GPIO0_29        | General-Purpose Input/Output | IOZ          | Y25          |
| GPIO0_30        | General-Purpose Input/Output | IOZ          | N23          |
| GPIO0_31        | General-Purpose Input/Output | IOZ          | P25          |
| GPIO0_32        | General-Purpose Input/Output | IOZ          | P24          |
| GPIO0_33        | General-Purpose Input/Output | IOZ          | N24          |
| GPIO0_34        | General-Purpose Input/Output | IOZ          | T25          |
| GPIO0_35        | General-Purpose Input/Output | IOZ          | N22          |
| GPIO0_36        | General-Purpose Input/Output | IOZ          | R24          |
| GPIO0_37        | General-Purpose Input/Output | IOZ          | P23          |
| GPIO0_38        | General-Purpose Input/Output | IOZ          | R22          |
| GPIO0_39        | General-Purpose Input/Output | IOZ          | U25          |
| GPIO0_40        | General-Purpose Input/Output | IOZ          | P21          |
| GPIO0_41        | General-Purpose Input/Output | IOZ          | T24          |
| GPIO0_42        | General-Purpose Input/Output | IOZ          | V25          |
| GPIO0_43        | General-Purpose Input/Output | IOZ          | U24          |
| GPIO0_44        | General-Purpose Input/Output | IOZ          | R21          |
| GPIO0_45        | General-Purpose Input/Output | IOZ          | T22          |
| GPIO0_46        | General-Purpose Input/Output | IOZ          | U22          |
| GPIO0_47        | General-Purpose Input/Output | IOZ          | T21          |

**Table 4-18. GPIO Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]              | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|------------------------------|--------------|--------------|
| GPIO0_48        | General-Purpose Input/Output | IOZ          | V24          |
| GPIO0_49        | General-Purpose Input/Output | IOZ          | U23          |
| GPIO0_50        | General-Purpose Input/Output | IOZ          | V23          |
| GPIO0_51        | General-Purpose Input/Output | IOZ          | W22          |
| GPIO0_52        | General-Purpose Input/Output | IOZ          | U21          |
| GPIO0_53        | General-Purpose Input/Output | IOZ          | V22          |
| GPIO0_54        | General-Purpose Input/Output | IOZ          | R25          |
| GPIO0_55        | General-Purpose Input/Output | IOZ          | P22          |
| GPIO0_56        | General-Purpose Input/Output | IOZ          | N25          |
| GPIO0_57        | General-Purpose Input/Output | IOZ          | M25          |
| GPIO0_58        | General-Purpose Input/Output | IOZ          | L25          |
| GPIO0_59        | General-Purpose Input/Output | IOZ          | G5           |
| GPIO0_60        | General-Purpose Input/Output | IOZ          | F4           |
| GPIO0_61        | General-Purpose Input/Output | IOZ          | G4           |
| GPIO0_62        | General-Purpose Input/Output | IOZ          | E3           |
| GPIO0_63        | General-Purpose Input/Output | IOZ          | H4           |
| GPIO0_64        | General-Purpose Input/Output | IOZ          | J5           |
| GPIO0_65        | General-Purpose Input/Output | IOZ          | F5           |
| GPIO0_66        | General-Purpose Input/Output | IOZ          | H3           |
| GPIO0_67        | General-Purpose Input/Output | IOZ          | J4           |
| GPIO0_68        | General-Purpose Input/Output | IOZ          | J2           |
| GPIO0_69        | General-Purpose Input/Output | IOZ          | J3           |
| GPIO0_70        | General-Purpose Input/Output | IOZ          | K3           |
| GPIO0_71        | General-Purpose Input/Output | IOZ          | K2           |
| GPIO0_72        | General-Purpose Input/Output | IOZ          | A22          |
| GPIO0_73        | General-Purpose Input/Output | IOZ          | A23          |
| GPIO0_74        | General-Purpose Input/Output | IOZ          | B22          |
| GPIO0_75        | General-Purpose Input/Output | IOZ          | C22          |
| GPIO0_76        | General-Purpose Input/Output | IOZ          | D23          |
| GPIO0_77        | General-Purpose Input/Output | IOZ          | F22          |
| GPIO0_78        | General-Purpose Input/Output | IOZ          | B23          |
| GPIO0_79        | General-Purpose Input/Output | IOZ          | C23          |
| GPIO0_80        | General-Purpose Input/Output | IOZ          | B24          |
| GPIO0_81        | General-Purpose Input/Output | IOZ          | A24          |
| GPIO0_82        | General-Purpose Input/Output | IOZ          | F23          |
| GPIO0_83        | General-Purpose Input/Output | IOZ          | B25          |
| GPIO0_84        | General-Purpose Input/Output | IOZ          | G22          |
| GPIO0_85        | General-Purpose Input/Output | IOZ          | C25          |
| GPIO0_86        | General-Purpose Input/Output | IOZ          | C24          |
| GPIO0_87        | General-Purpose Input/Output | IOZ          | E25          |
| GPIO0_88        | General-Purpose Input/Output | IOZ          | E24          |
| GPIO0_89        | General-Purpose Input/Output | IOZ          | F25          |
| GPIO0_90        | General-Purpose Input/Output | IOZ          | F24          |
| GPIO0_91        | General-Purpose Input/Output | IOZ          | D25          |
| GPIO0_92        | General-Purpose Input/Output | IOZ          | G25          |
| GPIO0_93        | General-Purpose Input/Output | IOZ          | G24          |
| GPIO0_94        | General-Purpose Input/Output | IOZ          | G23          |

**ADVANCE INFORMATION**

Table 4-18. GPIO Signal Descriptions (continued)

| SIGNAL NAME [1] | DESCRIPTION [2]              | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|------------------------------|--------------|--------------|
| GPIO0_95        | General-Purpose Input/Output | IOZ          | H25          |
| GPIO0_96        | General-Purpose Input/Output | IOZ          | H24          |
| GPIO0_97        | General-Purpose Input/Output | IOZ          | V3           |
| GPIO0_98        | General-Purpose Input/Output | IOZ          | U3           |
| GPIO0_99        | General-Purpose Input/Output | IOZ          | M4           |
| GPIO1_00        | General-Purpose Input/Output | IOZ          | C9           |
| GPIO1_01        | General-Purpose Input/Output | IOZ          | B9           |
| GPIO1_02        | General-Purpose Input/Output | IOZ          | A9           |
| GPIO1_03        | General-Purpose Input/Output | IOZ          | B10          |
| GPIO1_04        | General-Purpose Input/Output | IOZ          | A10          |
| GPIO1_05        | General-Purpose Input/Output | IOZ          | C10          |
| GPIO1_06        | General-Purpose Input/Output | IOZ          | E10          |
| GPIO1_07        | General-Purpose Input/Output | IOZ          | D10          |
| GPIO1_08        | General-Purpose Input/Output | IOZ          | F10          |
| GPIO1_09        | General-Purpose Input/Output | IOZ          | C11          |
| GPIO1_10        | General-Purpose Input/Output | IOZ          | D11          |
| GPIO1_11        | General-Purpose Input/Output | IOZ          | E11          |
| GPIO1_12        | General-Purpose Input/Output | IOZ          | F12          |
| GPIO1_13        | General-Purpose Input/Output | IOZ          | E12          |
| GPIO1_14        | General-Purpose Input/Output | IOZ          | C12          |
| GPIO1_15        | General-Purpose Input/Output | IOZ          | B11          |
| GPIO1_16        | General-Purpose Input/Output | IOZ          | B12          |
| GPIO1_17        | General-Purpose Input/Output | IOZ          | A12          |
| GPIO1_18        | General-Purpose Input/Output | IOZ          | A11          |
| GPIO1_19        | General-Purpose Input/Output | IOZ          | A13          |
| GPIO1_20        | General-Purpose Input/Output | IOZ          | B13          |
| GPIO1_21        | General-Purpose Input/Output | IOZ          | F13          |
| GPIO1_22        | General-Purpose Input/Output | IOZ          | C13          |
| GPIO1_23        | General-Purpose Input/Output | IOZ          | E13          |
| GPIO1_24        | General-Purpose Input/Output | IOZ          | D12          |
| GPIO1_25        | General-Purpose Input/Output | IOZ          | D13          |
| GPIO1_26        | General-Purpose Input/Output | IOZ          | A14          |
| GPIO1_27        | General-Purpose Input/Output | IOZ          | B14          |
| GPIO1_28        | General-Purpose Input/Output | IOZ          | C14          |
| GPIO1_29        | General-Purpose Input/Output | IOZ          | E14          |
| GPIO1_30        | General-Purpose Input/Output | IOZ          | D14          |
| GPIO1_31        | General-Purpose Input/Output | IOZ          | A15          |
| GPIO1_32        | General-Purpose Input/Output | IOZ          | F14          |
| GPIO1_33        | General-Purpose Input/Output | IOZ          | B15          |
| GPIO1_34        | General-Purpose Input/Output | IOZ          | C15          |
| GPIO1_35        | General-Purpose Input/Output | IOZ          | D15          |
| GPIO1_36        | General-Purpose Input/Output | IOZ          | A16          |
| GPIO1_37        | General-Purpose Input/Output | IOZ          | E15          |
| GPIO1_38        | General-Purpose Input/Output | IOZ          | B16          |
| GPIO1_39        | General-Purpose Input/Output | IOZ          | C16          |
| GPIO1_40        | General-Purpose Input/Output | IOZ          | D17          |
| GPIO1_41        | General-Purpose Input/Output | IOZ          | C18          |

**Table 4-18. GPIO Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]              | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|------------------------------|--------------|--------------|
| GPIO1_42        | General-Purpose Input/Output | IOZ          | D16          |
| GPIO1_43        | General-Purpose Input/Output | IOZ          | F16          |
| GPIO1_44        | General-Purpose Input/Output | IOZ          | E17          |
| GPIO1_45        | General-Purpose Input/Output | IOZ          | E16          |
| GPIO1_46        | General-Purpose Input/Output | IOZ          | E18          |
| GPIO1_47        | General-Purpose Input/Output | IOZ          | D18          |
| GPIO1_48        | General-Purpose Input/Output | IOZ          | T3           |
| GPIO1_49        | General-Purpose Input/Output | IOZ          | T5           |
| GPIO1_50        | General-Purpose Input/Output | IOZ          | U2           |
| GPIO1_51        | General-Purpose Input/Output | IOZ          | U4           |
| GPIO1_52        | General-Purpose Input/Output | IOZ          | E21          |
| GPIO1_53        | General-Purpose Input/Output | IOZ          | D21          |
| GPIO1_54        | General-Purpose Input/Output | IOZ          | D22          |
| GPIO1_55        | General-Purpose Input/Output | IOZ          | C21          |
| GPIO1_56        | General-Purpose Input/Output | IOZ          | P5           |
| GPIO1_57        | General-Purpose Input/Output | IOZ          | R5           |
| GPIO1_58        | General-Purpose Input/Output | IOZ          | K25          |
| GPIO1_59        | General-Purpose Input/Output | IOZ          | K24          |
| GPIO1_60        | General-Purpose Input/Output | IOZ          | J23          |
| GPIO1_61        | General-Purpose Input/Output | IOZ          | J22          |
| GPIO1_62        | General-Purpose Input/Output | IOZ          | J21          |
| GPIO1_63        | General-Purpose Input/Output | IOZ          | J24          |
| GPIO1_64        | General-Purpose Input/Output | IOZ          | J25          |
| GPIO1_65        | General-Purpose Input/Output | IOZ          | H23          |
| GPIO1_66        | General-Purpose Input/Output | IOZ          | H22          |
| GPIO1_67        | General-Purpose Input/Output | IOZ          | H21          |

For more information, see section *General-Purpose Interface (GPIO)* in chapter *Peripherals* of the device TRM.

## 4.3.18 ePWM

Table 4-19. ePWM Signal Descriptions

| SIGNAL NAME [1]    | DESCRIPTION [2]                      | PIN TYPE [3] | ZBB BALL [4] |
|--------------------|--------------------------------------|--------------|--------------|
| eCAP0_IN_APWM0_OUT | eCAP0 Capture Input and PWM Output   | IOZ          | E18          |
| eCAP1_IN_APWM1_OUT | eCAP1 Capture Input and PWM Output   | IOZ          | D18          |
| eHRPWM0_A          | eHRPWM0 Output A                     | IOZ          | N23          |
| eHRPWM0_B          | eHRPWM0 Output B                     | IOZ          | P25          |
| eHRPWM0_SYNCI      | eHRPWM0 Sync Input                   | I            | N24          |
| eHRPWM0_SYNCO      | eHRPWM0 Sync Output                  | OZ           | T25          |
| eHRPWM1_A          | eHRPWM1 Output A                     | IOZ          | N22          |
| eHRPWM1_B          | eHRPWM1 Output B                     | IOZ          | R24          |
| eHRPWM2_A          | eHRPWM2 Output A                     | IOZ          | R22          |
| eHRPWM2_B          | eHRPWM2 Output B                     | IOZ          | U25          |
| eHRPWM3_A          | eHRPWM3 Output A                     | IOZ          | A23          |
| eHRPWM3_B          | eHRPWM3 Output B                     | IOZ          | B22          |
| eHRPWM3_SYNCI      | eHRPWM3 Sync Input                   | I            | C22          |
| eHRPWM3_SYNCO      | eHRPWM3 Sync Output                  | OZ           | D23          |
| eHRPWM4_A          | eHRPWM4 Output A                     | IOZ          | D12          |
| eHRPWM4_B          | eHRPWM4 Output B                     | IOZ          | D13          |
| eHRPWM5_A          | eHRPWM5 Output A                     | IOZ          | E17          |
| eHRPWM5_B          | eHRPWM5 Output B                     | IOZ          | E16          |
| eHRPWM_SOCA        | ePWM ADC Output A                    | OZ           | E13          |
| eHRPWM_SOCA        | ePWM ADC Output B                    | OZ           | F16          |
| eHRPWM_TZn0        | eHRPWM0 Trip Zone Input (Active Low) | I            | P24          |
| eHRPWM_TZn1        | eHRPWM1 Trip Zone Input (Active Low) | I            | P23          |
| eHRPWM_TZn2        | eHRPWM2 Trip Zone Input (Active Low) | I            | P21          |
| eHRPWM_TZn3        | eHRPWM3 Trip Zone Input (Active Low) | I            | H24          |
| eHRPWM_TZn4        | eHRPWM4 Trip Zone Input (Active Low) | I            | E13          |
| eHRPWM_TZn5        | eHRPWM5 Trip Zone Input (Active Low) | I            | F16          |
| eQEP0_A            | eQEP0 Quadrature Input A             | I            | T24          |
| eQEP0_B            | eQEP0 Quadrature Input B             | I            | V25          |
| eQEP0_I            | eQEP0 Index Input / Output           | IOZ          | U24          |
| eQEP0_S            | eQEP0 Strobe Input / Output          | IOZ          | R21          |
| eQEP1_A            | eQEP1 Quadrature Input A             | I            | T22          |
| eQEP1_B            | eQEP1 Quadrature Input B             | I            | U22          |
| eQEP1_I            | eQEP1 Index Input / Output           | IOZ          | T21          |
| eQEP1_S            | eQEP1 Strobe Input / Output          | IOZ          | V24          |
| eQEP2_A            | eQEP2 Quadrature Input A             | I            | U23          |
| eQEP2_B            | eQEP2 Quadrature Input B             | I            | V23          |
| eQEP2_I            | eQEP2 Index Input / Output           | IOZ          | W22          |
| eQEP2_S            | eQEP2 Strobe Input / Output          | IOZ          | U21          |

For more information, see section *Enhanced PWM (ePWM) Module* in chapter *Peripherals* of the device TRM.

### 4.3.19 PRU-ICSS

**Table 4-20. PRU-ICSS Signal Descriptions**

| SIGNAL NAME [1]             | DESCRIPTION [2]              | PIN TYPE [3] | ZBB BALL [4] |
|-----------------------------|------------------------------|--------------|--------------|
| PR0_eCAP0_eCAP_CAPIN_APWM_O | Capture Input and PWM Output | IOZ          | C24          |
| PR0_eCAP0_eCAP_SYNCIN       | Capture Sync Input           | I            | H24          |
| PR0_eCAP0_eCAP_SYNCOUT      | Capture Sync Output          | OZ           | D24          |
| PR0_EDC_LATCH0_IN           | Latch Input 0                | I            | C5           |
| PR0_EDC_LATCH1_IN           | Latch Input 1                | I            | A9           |
| PR0_EDC_SYNC0_OUT           | SYNC 0 Output                | OZ           | A5           |
| PR0_EDC_SYNC1_OUT           | SYNC 1 Output                | OZ           | B10          |
| PR0_EDIO_DATA0              | Digital Input                | IOZ          | D23          |
| PR0_EDIO_DATA1              | Digital Input                | IOZ          | C22          |
| PR0_EDIO_DATA2              | Digital Input                | IOZ          | B22          |
| PR0_EDIO_DATA3              | Digital Input                | IOZ          | A23          |
| PR0_EDIO_OUTVALID           | Digital Out Valid Signal     | OZ           | L25          |
| PR0_MDIO_DATA               | MDIO Data                    | IOZ          | A10          |
| PR0_MDIO_MDCLK              | MDIO Clock                   | OZ           | C10          |
| PR0_PRU0_GPI0               | PRU0 General-Purpose Input   | I            | D3           |
| PR0_PRU0_GPI1               | PRU0 General-Purpose Input   | I            | A2           |
| PR0_PRU0_GPI2               | PRU0 General-Purpose Input   | I            | E4           |
| PR0_PRU0_GPI3               | PRU0 General-Purpose Input   | I            | B1           |
| PR0_PRU0_GPI4               | PRU0 General-Purpose Input   | I            | A3           |
| PR0_PRU0_GPI5               | PRU0 General-Purpose Input   | I            | E5           |
| PR0_PRU0_GPI6               | PRU0 General-Purpose Input   | I            | B2           |
| PR0_PRU0_GPI7               | PRU0 General-Purpose Input   | I            | D4           |
| PR0_PRU0_GPI8               | PRU0 General-Purpose Input   | I            | E6           |
| PR0_PRU0_GPI9               | PRU0 General-Purpose Input   | I            | C2           |
| PR0_PRU0_GPI10              | PRU0 General-Purpose Input   | I            | C3           |
| PR0_PRU0_GPI11              | PRU0 General-Purpose Input   | I            | D5           |
| PR0_PRU0_GPI12              | PRU0 General-Purpose Input   | I            | B3           |
| PR0_PRU0_GPI13              | PRU0 General-Purpose Input   | I            | B4           |
| PR0_PRU0_GPI14              | PRU0 General-Purpose Input   | I            | A4           |
| PR0_PRU0_GPI15              | PRU0 General-Purpose Input   | I            | E7           |
| PR0_PRU0_GPI16              | PRU0 General-Purpose Input   | I            | D6           |
| PR0_PRU0_GPI17              | PRU0 General-Purpose Input   | I            | C4           |
| PR0_PRU0_GPI18              | PRU0 General-Purpose Input   | I            | C5           |
| PR0_PRU0_GPI19              | PRU0 General-Purpose Input   | I            | A5           |
| PR0_PRU0_GPO0               | PRU0 General-Purpose Output  | OZ           | D3           |
| PR0_PRU0_GPO1               | PRU0 General-Purpose Output  | OZ           | A2           |
| PR0_PRU0_GPO2               | PRU0 General-Purpose Output  | OZ           | E4           |
| PR0_PRU0_GPO3               | PRU0 General-Purpose Output  | OZ           | B1           |
| PR0_PRU0_GPO4               | PRU0 General-Purpose Output  | OZ           | A3           |
| PR0_PRU0_GPO5               | PRU0 General-Purpose Output  | OZ           | E5           |
| PR0_PRU0_GPO6               | PRU0 General-Purpose Output  | OZ           | B2           |
| PR0_PRU0_GPO7               | PRU0 General-Purpose Output  | OZ           | D4           |

**Table 4-20. PRU-ICSS Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]             | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-----------------------------|--------------|--------------|
| PR0_PRU0_GPO8   | PRU0 General-Purpose Output | OZ           | E6           |
| PR0_PRU0_GPO9   | PRU0 General-Purpose Output | OZ           | C2           |
| PR0_PRU0_GPO10  | PRU0 General-Purpose Output | OZ           | C3           |
| PR0_PRU0_GPO11  | PRU0 General-Purpose Output | OZ           | D5           |
| PR0_PRU0_GPO12  | PRU0 General-Purpose Output | OZ           | B3           |
| PR0_PRU0_GPO13  | PRU0 General-Purpose Output | OZ           | B4           |
| PR0_PRU0_GPO14  | PRU0 General-Purpose Output | OZ           | A4           |
| PR0_PRU0_GPO15  | PRU0 General-Purpose Output | OZ           | E7           |
| PR0_PRU0_GPO16  | PRU0 General-Purpose Output | OZ           | D6           |
| PR0_PRU0_GPO17  | PRU0 General-Purpose Output | OZ           | C4           |
| PR0_PRU0_GPO18  | PRU0 General-Purpose Output | OZ           | C5           |
| PR0_PRU0_GPO19  | PRU0 General-Purpose Output | OZ           | A5           |
| PR0_PRU1_GPI0   | PRU1 General-Purpose Input  | I            | B5           |
| PR0_PRU1_GPI1   | PRU1 General-Purpose Input  | I            | B6           |
| PR0_PRU1_GPI2   | PRU1 General-Purpose Input  | I            | D7           |
| PR0_PRU1_GPI3   | PRU1 General-Purpose Input  | I            | A6           |
| PR0_PRU1_GPI4   | PRU1 General-Purpose Input  | I            | C6           |
| PR0_PRU1_GPI5   | PRU1 General-Purpose Input  | I            | E8           |
| PR0_PRU1_GPI6   | PRU1 General-Purpose Input  | I            | A7           |
| PR0_PRU1_GPI7   | PRU1 General-Purpose Input  | I            | D8           |
| PR0_PRU1_GPI8   | PRU1 General-Purpose Input  | I            | F9           |
| PR0_PRU1_GPI9   | PRU1 General-Purpose Input  | I            | B7           |
| PR0_PRU1_GPI10  | PRU1 General-Purpose Input  | I            | C7           |
| PR0_PRU1_GPI11  | PRU1 General-Purpose Input  | I            | E9           |
| PR0_PRU1_GPI12  | PRU1 General-Purpose Input  | I            | A8           |
| PR0_PRU1_GPI13  | PRU1 General-Purpose Input  | I            | B8           |
| PR0_PRU1_GPI14  | PRU1 General-Purpose Input  | I            | D9           |
| PR0_PRU1_GPI15  | PRU1 General-Purpose Input  | I            | C8           |
| PR0_PRU1_GPI16  | PRU1 General-Purpose Input  | I            | C9           |
| PR0_PRU1_GPI17  | PRU1 General-Purpose Input  | I            | B9           |
| PR0_PRU1_GPI18  | PRU1 General-Purpose Input  | I            | A9           |
| PR0_PRU1_GPI19  | PRU1 General-Purpose Input  | I            | B10          |
| PR0_PRU1_GPO0   | PRU1 General-Purpose Output | OZ           | B5           |
| PR0_PRU1_GPO1   | PRU1 General-Purpose Output | OZ           | B6           |
| PR0_PRU1_GPO2   | PRU1 General-Purpose Output | OZ           | D7           |
| PR0_PRU1_GPO3   | PRU1 General-Purpose Output | OZ           | A6           |
| PR0_PRU1_GPO4   | PRU1 General-Purpose Output | OZ           | C6           |
| PR0_PRU1_GPO5   | PRU1 General-Purpose Output | OZ           | E8           |
| PR0_PRU1_GPO6   | PRU1 General-Purpose Output | OZ           | A7           |
| PR0_PRU1_GPO7   | PRU1 General-Purpose Output | OZ           | D8           |
| PR0_PRU1_GPO8   | PRU1 General-Purpose Output | OZ           | F9           |
| PR0_PRU1_GPO9   | PRU1 General-Purpose Output | OZ           | B7           |
| PR0_PRU1_GPO10  | PRU1 General-Purpose Output | OZ           | C7           |
| PR0_PRU1_GPO11  | PRU1 General-Purpose Output | OZ           | E9           |
| PR0_PRU1_GPO12  | PRU1 General-Purpose Output | OZ           | A8           |
| PR0_PRU1_GPO13  | PRU1 General-Purpose Output | OZ           | B8           |
| PR0_PRU1_GPO14  | PRU1 General-Purpose Output | OZ           | D9           |



**Table 4-20. PRU-ICSS Signal Descriptions (continued)**

| SIGNAL NAME [1]             | DESCRIPTION [2]              | PIN TYPE [3] | ZBB BALL [4] |
|-----------------------------|------------------------------|--------------|--------------|
| PR0_PRU1_GPO15              | PRU1 General-Purpose Output  | OZ           | C8           |
| PR0_PRU1_GPO16              | PRU1 General-Purpose Output  | OZ           | C9           |
| PR0_PRU1_GPO17              | PRU1 General-Purpose Output  | OZ           | B9           |
| PR0_PRU1_GPO18              | PRU1 General-Purpose Output  | OZ           | A9           |
| PR0_PRU1_GPO19              | PRU1 General-Purpose Output  | OZ           | B10          |
| PR0_UART0_CTSN              | UART Clear-To-Send           | I            | F25          |
| PR0_UART0_RTSN              | UART Ready-To-Send           | OZ           | F24          |
| PR0_UART0_RXD               | UART Receive Data            | I            | E25          |
| PR0_UART0_TXD               | UART Transmit Data           | OZ           | E24          |
| PR1_eCAP0_eCAP_CAPIN_APWM_O | Capture Input and PWM Output | IOZ          | R25          |
| PR1_eCAP0_eCAP_SYNCIN       | Capture Sync Input           | I            | P22          |
| PR1_eCAP0_eCAP_SYNCOUT      | Capture Sync Output          | OZ           | N25          |
| PR1_EDC_LATCH0_IN           | Latch Input 0                | I            | D12          |
| PR1_EDC_LATCH1_IN           | Latch Input 1                | I            | E17          |
| PR1_EDC_SYNC0_OUT           | SYNC 0 Output                | OZ           | D13          |
| PR1_EDC_SYNC1_OUT           | SYNC 1 Output                | OZ           | E16          |
| PR1_EDIO_DATA0              | Digital Input                | IOZ          | C21          |
| PR1_EDIO_DATA1              | Digital Input                | IOZ          | D22          |
| PR1_EDIO_DATA2              | Digital Input                | IOZ          | D21          |
| PR1_EDIO_DATA3              | Digital Input                | IOZ          | E21          |
| PR1_EDIO_OUTVALID           | Digital Out Valid Signal     | OZ           | M25          |
| PR1_MDIO_DATA               | MDIO Data                    | IOZ          | E18          |
| PR1_MDIO_MDCLK              | MDIO Clock                   | OZ           | D18          |
| PR1_PRU0_GPI0               | PRU0 General-Purpose Input   | I            | E10          |
| PR1_PRU0_GPI1               | PRU0 General-Purpose Input   | I            | D10          |
| PR1_PRU0_GPI2               | PRU0 General-Purpose Input   | I            | F10          |
| PR1_PRU0_GPI3               | PRU0 General-Purpose Input   | I            | C11          |
| PR1_PRU0_GPI4               | PRU0 General-Purpose Input   | I            | D11          |
| PR1_PRU0_GPI5               | PRU0 General-Purpose Input   | I            | E11          |
| PR1_PRU0_GPI6               | PRU0 General-Purpose Input   | I            | F12          |
| PR1_PRU0_GPI7               | PRU0 General-Purpose Input   | I            | E12          |
| PR1_PRU0_GPI8               | PRU0 General-Purpose Input   | I            | C12          |
| PR1_PRU0_GPI9               | PRU0 General-Purpose Input   | I            | B11          |
| PR1_PRU0_GPI10              | PRU0 General-Purpose Input   | I            | B12          |
| PR1_PRU0_GPI11              | PRU0 General-Purpose Input   | I            | A12          |
| PR1_PRU0_GPI12              | PRU0 General-Purpose Input   | I            | A11          |
| PR1_PRU0_GPI13              | PRU0 General-Purpose Input   | I            | A13          |
| PR1_PRU0_GPI14              | PRU0 General-Purpose Input   | I            | B13          |
| PR1_PRU0_GPI15              | PRU0 General-Purpose Input   | I            | F13          |
| PR1_PRU0_GPI16              | PRU0 General-Purpose Input   | I            | C13          |
| PR1_PRU0_GPI17              | PRU0 General-Purpose Input   | I            | E13          |
| PR1_PRU0_GPI18              | PRU0 General-Purpose Input   | I            | D12          |
| PR1_PRU0_GPI19              | PRU0 General-Purpose Input   | I            | D13          |
| PR1_PRU0_GPO0               | PRU0 General-Purpose Output  | OZ           | E10          |
| PR1_PRU0_GPO1               | PRU0 General-Purpose Output  | OZ           | D10          |
| PR1_PRU0_GPO2               | PRU0 General-Purpose Output  | OZ           | F10          |
| PR1_PRU0_GPO3               | PRU0 General-Purpose Output  | OZ           | C11          |

**ADVANCE INFORMATION**

**Table 4-20. PRU-ICSS Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]             | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-----------------------------|--------------|--------------|
| PR1_PRU0_GPO4   | PRU0 General-Purpose Output | OZ           | D11          |
| PR1_PRU0_GPO5   | PRU0 General-Purpose Output | OZ           | E11          |
| PR1_PRU0_GPO6   | PRU0 General-Purpose Output | OZ           | F12          |
| PR1_PRU0_GPO7   | PRU0 General-Purpose Output | OZ           | E12          |
| PR1_PRU0_GPO8   | PRU0 General-Purpose Output | OZ           | C12          |
| PR1_PRU0_GPO9   | PRU0 General-Purpose Output | OZ           | B11          |
| PR1_PRU0_GPO10  | PRU0 General-Purpose Output | OZ           | B12          |
| PR1_PRU0_GPO11  | PRU0 General-Purpose Output | OZ           | A12          |
| PR1_PRU0_GPO12  | PRU0 General-Purpose Output | OZ           | A11          |
| PR1_PRU0_GPO13  | PRU0 General-Purpose Output | OZ           | A13          |
| PR1_PRU0_GPO14  | PRU0 General-Purpose Output | OZ           | B13          |
| PR1_PRU0_GPO15  | PRU0 General-Purpose Output | OZ           | F13          |
| PR1_PRU0_GPO16  | PRU0 General-Purpose Output | OZ           | C13          |
| PR1_PRU0_GPO17  | PRU0 General-Purpose Output | OZ           | E13          |
| PR1_PRU0_GPO18  | PRU0 General-Purpose Output | OZ           | D12          |
| PR1_PRU0_GPO19  | PRU0 General-Purpose Output | OZ           | D13          |
| PR1_PRU1_GPI0   | PRU1 General-Purpose Input  | I            | A14          |
| PR1_PRU1_GPI1   | PRU1 General-Purpose Input  | I            | B14          |
| PR1_PRU1_GPI2   | PRU1 General-Purpose Input  | I            | C14          |
| PR1_PRU1_GPI3   | PRU1 General-Purpose Input  | I            | E14          |
| PR1_PRU1_GPI4   | PRU1 General-Purpose Input  | I            | D14          |
| PR1_PRU1_GPI5   | PRU1 General-Purpose Input  | I            | A15          |
| PR1_PRU1_GPI6   | PRU1 General-Purpose Input  | I            | F14          |
| PR1_PRU1_GPI7   | PRU1 General-Purpose Input  | I            | B15          |
| PR1_PRU1_GPI8   | PRU1 General-Purpose Input  | I            | C15          |
| PR1_PRU1_GPI9   | PRU1 General-Purpose Input  | I            | D15          |
| PR1_PRU1_GPI10  | PRU1 General-Purpose Input  | I            | A16          |
| PR1_PRU1_GPI11  | PRU1 General-Purpose Input  | I            | E15          |
| PR1_PRU1_GPI12  | PRU1 General-Purpose Input  | I            | B16          |
| PR1_PRU1_GPI13  | PRU1 General-Purpose Input  | I            | C16          |
| PR1_PRU1_GPI14  | PRU1 General-Purpose Input  | I            | D17          |
| PR1_PRU1_GPI15  | PRU1 General-Purpose Input  | I            | C18          |
| PR1_PRU1_GPI16  | PRU1 General-Purpose Input  | I            | D16          |
| PR1_PRU1_GPI17  | PRU1 General-Purpose Input  | I            | F16          |
| PR1_PRU1_GPI18  | PRU1 General-Purpose Input  | I            | E17          |
| PR1_PRU1_GPI19  | PRU1 General-Purpose Input  | I            | E16          |
| PR1_PRU1_GPO0   | PRU1 General-Purpose Output | OZ           | A14          |
| PR1_PRU1_GPO1   | PRU1 General-Purpose Output | OZ           | B14          |
| PR1_PRU1_GPO2   | PRU1 General-Purpose Output | OZ           | C14          |
| PR1_PRU1_GPO3   | PRU1 General-Purpose Output | OZ           | E14          |
| PR1_PRU1_GPO4   | PRU1 General-Purpose Output | OZ           | D14          |
| PR1_PRU1_GPO5   | PRU1 General-Purpose Output | OZ           | A15          |
| PR1_PRU1_GPO6   | PRU1 General-Purpose Output | OZ           | F14          |
| PR1_PRU1_GPO7   | PRU1 General-Purpose Output | OZ           | B15          |
| PR1_PRU1_GPO8   | PRU1 General-Purpose Output | OZ           | C15          |
| PR1_PRU1_GPO9   | PRU1 General-Purpose Output | OZ           | D15          |
| PR1_PRU1_GPO10  | PRU1 General-Purpose Output | OZ           | A16          |

**Table 4-20. PRU-ICSS Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]             | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-----------------------------|--------------|--------------|
| PR1_PRU1_GPO11  | PRU1 General-Purpose Output | OZ           | E15          |
| PR1_PRU1_GPO12  | PRU1 General-Purpose Output | OZ           | B16          |
| PR1_PRU1_GPO13  | PRU1 General-Purpose Output | OZ           | C16          |
| PR1_PRU1_GPO14  | PRU1 General-Purpose Output | OZ           | D17          |
| PR1_PRU1_GPO15  | PRU1 General-Purpose Output | OZ           | C18          |
| PR1_PRU1_GPO16  | PRU1 General-Purpose Output | OZ           | D16          |
| PR1_PRU1_GPO17  | PRU1 General-Purpose Output | OZ           | F16          |
| PR1_PRU1_GPO18  | PRU1 General-Purpose Output | OZ           | E17          |
| PR1_PRU1_GPO19  | PRU1 General-Purpose Output | OZ           | E16          |
| PR1_UART0_CTSN  | UART Clear-To-Send          | I            | H22          |
| PR1_UART0_RTSN  | UART Ready-To-Send          | OZ           | H21          |
| PR1_UART0_RXD   | UART Receive Data           | I            | C4           |
| PR1_UART0_TXD   | UART Transmit Data          | OZ           | B9           |

#### NOTE

PRU-ICSS has internal-multiplexing capability of pin functions. See *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)* in chapter *Processors and Accelerators* of the device TRM. Besides, EGPIO (enhanced GPIO) module can be configured to export additional functions to EGPIO pins in place of simple GPIO. See section *PRU-ICSS PRU Cores* in chapter *Processors and Accelerators* of the device TRM.

### 4.3.20 Emulation and Debug Subsystem

**Table 4-21. Debug Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2] | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-----------------|--------------|--------------|
| EMU00           | Emulator pin 0  | IOZ          | M22          |
| EMU01           | Emulator pin 1  | IOZ          | L22          |
| EMU02           | Emulator pin 2  | IOZ          | N23          |
| EMU03           | Emulator pin 3  | IOZ          | P25          |
| EMU04           | Emulator pin 4  | IOZ          | P24          |
| EMU05           | Emulator pin 5  | IOZ          | N24          |
| EMU06           | Emulator pin 6  | IOZ          | T25          |
| EMU07           | Emulator pin 7  | IOZ          | N22          |
| EMU08           | Emulator pin 8  | IOZ          | R24          |
| EMU09           | Emulator pin 9  | IOZ          | P23          |
| EMU10           | Emulator pin 10 | IOZ          | R22          |
| EMU11           | Emulator pin 11 | IOZ          | U25          |
| EMU12           | Emulator pin 12 | IOZ          | P21          |
| EMU13           | Emulator pin 13 | IOZ          | T24          |
| EMU14           | Emulator pin 14 | IOZ          | V25          |
| EMU15           | Emulator pin 15 | IOZ          | U24          |
| EMU16           | Emulator pin 16 | IOZ          | R21          |
| EMU17           | Emulator pin 17 | IOZ          | T22          |
| EMU18           | Emulator pin 18 | IOZ          | U22          |
| EMU19           | Emulator pin 19 | IOZ          | T21          |

**Table 4-21. Debug Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| OBSCLK_N        | Reserved. Never connect to a load.   | O            | L1           |
| OBSCLK_P        | Reserved. Never connect to a load.   | O            | K1           |
| OBSPLL_LOCK     | Device PLLs lock indicator   | OZ           | N5           |
| TCK             | JTAG test clock input  | I            | L3           |
| TDI             | JTAG test data input   | I            | L5           |
| TDO             | JTAG test port data output   | OZ           | K5           |
| TMS             | JTAG test port mode select input. An external pullup resistor must be used on this ball. | I            | K4           |
| TRSTn           | JTAG test reset  | I            | L4           |

For more information, see chapter *On-chip Debug* of the device TRM.

### 4.3.21 System and Miscellaneous

#### 4.3.21.1 Boot Mode Configuration

**Table 4-22. Sysboot Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]                     | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|-------------------------------------|--------------|--------------|
| BOOTCOMPLETE    | ARM and DSP boot complete indicator | OZ           | Y3           |
| BOOTMODE00      | Bootmode pin 00                     | I            | N23          |
| BOOTMODE01      | Bootmode pin 01                     | I            | P25          |
| BOOTMODE02      | Bootmode pin 02                     | I            | P24          |
| BOOTMODE03      | Bootmode pin 03                     | I            | N24          |
| BOOTMODE04      | Bootmode pin 04                     | I            | T25          |
| BOOTMODE05      | Bootmode pin 05                     | I            | N22          |
| BOOTMODE06      | Bootmode pin 06                     | I            | R24          |
| BOOTMODE07      | Bootmode pin 07                     | I            | P23          |
| BOOTMODE08      | Bootmode pin 08                     | I            | R22          |
| BOOTMODE09      | Bootmode pin 09                     | I            | U25          |
| BOOTMODE10      | Bootmode pin 10                     | I            | P21          |
| BOOTMODE11      | Bootmode pin 11                     | I            | T24          |
| BOOTMODE12      | Bootmode pin 12                     | I            | V25          |
| BOOTMODE13      | Bootmode pin 13                     | I            | U24          |
| BOOTMODE14      | Bootmode pin 14                     | I            | R21          |
| BOOTMODE15      | Bootmode pin 15                     | I            | T22          |
| MAINPLL_OD_SEL  | Main PLL Output devider             | I            | W22          |
| NODDR           | Bootmode pin for no-DDR usecase     | I            | U23          |

For more information, see chapter *Initialization* of the device TRM.

### 4.3.21.2 Reset

**Table 4-23. Reset Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]   | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|---|--------------|--------------|
| LRESETn         | Local Reset to DSP (Active Low)   | I            | V2           |
| LRESETNMIENn    | Enable for L_reset_n and NMIIn (Active Low)   | I            | V1           |
| PORn            | Power-on Reset (Active Low). This pin must be asserted low until all device supplies are valid (see <a href="#">Section 5.9.1, Power Supply Sequencing</a> ). | I            | AA3          |
| RESETFULLn      | Cold Reset (Active Low)   | I            | W2           |
| RESETn          | Device Reset Input (Active Low)   | I            | W3           |
| RESETSTATn      | Reset Status Indicator (Active Low)   | O            | Y2           |

For more information, see section *Reset Management* in chapter *Device Configuration* of the device TRM.

### 4.3.21.3 Oscillator Reference Clocks and Clock Generator

**Table 4-24. Clock Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]   | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|---|--------------|--------------|
| AUDOSC_IN       | Optional audio input crystal interface pin connected to secondary internal oscillator dedicated for Audio Applications. This clock feeds McASPs and McBSP.  | I            | C17          |
| AUDOSC_OUT      | Optional audio output crystal interface pin connected to secondary internal oscillator dedicated for Audio Applications. This clock feeds McASPs and McBSP.   | O            | A17          |
| CLKOUT          | Device Reference Clock Output   | OZ           | H23          |
| CPTS_REFCLK_N   | Differential CPTS Reference Clock Input. Negative   | I            | L21          |
| CPTS_REFCLK_P   | Differential CPTS Reference Clock Input. Positive   | I            | K21          |
| SYSCLKOUT       | SYSCLK1 coming from the DPLL Controller for test and debug. It is divided by 6.   | OZ           | M21          |
| SYSCLK_N        | Differential System Clock Input for SYS_OSCCLK. Negative  | I            | AC25         |
| SYSCLK_P        | Differential System Clock Input for SYS_OSCCLK. Positive  | I            | AD25         |
| SYSOSC_IN       | System Oscillator OSC0 Crystal Input and LVCMOS clock Input. Functions as the input connection to a crystal when the internal oscillator OSC0 is used. Functions as an LVCMOS-compatible input clock when an external oscillator is used. | I            | AC19         |
| SYSOSC_OUT      | System Oscillator OSC0 Crystal Output   | O            | AE19         |
| XREFCLK         | External Reference Clock. For Audio and other Peripherals.  | I            | C2           |

### 4.3.21.4 Miscellaneous

**Table 4-25. Miscellaneous Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]  | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|--|--------------|--------------|
| SYSCLKSEL       | System Clock Selection Control (Internal Oscillator versus External Clock) | I            | R1           |

### 4.3.21.5 Interrupt Controllers (INTC)

**Table 4-26. INTC Signal Descriptions**

| SIGNAL NAME [1] | DESCRIPTION [2]                    | PIN TYPE [3] | ZBB BALL [4] |
|-----------------|------------------------------------|--------------|--------------|
| NMIIn           | Nonmaskable interrupt (Active Low) | I            | W1           |

For more information, see chapter *Interrupts* of the device TRM.

### 4.3.21.6 Power Supplies

**Table 4-27. Power Supply Signal Descriptions**

| SIGNAL NAME [1]             | DESCRIPTION [2]                        | PIN TYPE [3] | ZBB BALL [4]  |
|-----------------------------|--|--------------|---|
| AVDDA_ARMPLL                | ARM_PLL analog power supply voltage    | PWR          | N6  |
| AVDDA_DDRPLL                | DDR_PLL analog power supply voltage    | PWR          | W20   |
| AVDDA_DSSPLL                | DSS_PLL analog power supply voltage    | PWR          | N20   |
| AVDDA_ICSSPLL               | ICSS_PLL analog power supply voltage   | PWR          | G8  |
| AVDDA_MAINPLL               | MAIN_PLL analog power supply voltage   | PWR          | M19   |
| AVDDA_NSSPLL                | NSS_PLL analog power supply voltage    | PWR          | G14   |
| AVDDA_UARTPLL               | UART_PLL analog power supply voltage   | PWR          | G10   |
| CVDD                        | Core power supply voltage              | PWR          | J10, J14, J16, K11, K13, K15, K17, K9, L10, L12, L14, L16, L18, M11, M13, M15, M17, M9, N10, N12, N14, N16, P11, P13, P15, P17, P9, R10, R12, R14, R16, R18, R8, T11, T15, T17, T9, U16 |
| CVDD1                       | Core fixed power supply voltage        | PWR          | M5, J12, N18, N8, T13   |
| DVDD18                      | 1.8-V I/Os power supply voltage        | PWR          | F17, F19, G6, H5, J6, K19, L20, L6, M7, U18, U6, V19, W6  |
| DVDD33                      | 3.3-V I/Os power supply voltage        | PWR          | AA23, E23, F11, F15, F21, F7, G12, G16, G20, H11, H13, H15, H9, J20, P19, P7, R20, R6, T19, T23, T7, U20, V21   |
| DVDD33_USB                  | USB 3.3-V IO supply voltage            | PWR          | G18, H17  |
| DVDD_DDR                    | DDR EMIF I/Os power supply voltage     | PWR          | AD11, AD18, AD5, AE14, AE8, U10, U12, U14, U8, V11, V13, V15, V17, V7, W16, W18   |
| DDR3_VREFSSTL               | DDR EMIF Reference Power Supply        | PWR          | Y9  |
| DVDD_DDRDLL                 | DDR EMIF PHY DLL power supply voltage  | PWR          | W10, W14, W8  |
| LDO_PCIE_CAP <sup>(1)</sup> | SERDES LDO output                      | CAP          | J8, L8  |
| LDO_USB_CAP <sup>(1)</sup>  | USB LDO output                         | CAP          | H19, J18  |
| VDDAHV                      | PCIESS SERDES I/O power supply voltage | PWR          | K7  |
| VPP                         | Reserved, leave unconnected            | PWR          | Y21   |
| VPP2                        | Reserved, leave unconnected            | PWR          | W21   |
| VSS_OSC_AUDIO               | AUDOSC Ground                          | GND          | B17   |
| VSS_OSC_SYS                 | SYSOSC Ground                          | GND          | AD19  |

**Table 4-27. Power Supply Signal Descriptions (continued)**

| SIGNAL NAME [1] | DESCRIPTION [2] | PIN TYPE [3] | ZBB BALL [4]   |
|-----------------|-----------------|--------------|--|
| VSS             | Ground          | GND          | A1, A25, AD14, AD8,<br>AE1, AE11, AE18,<br>AE25, AE5, C1, E2,<br>E22, F1, F20, F3, F6,<br>F8, G11, G13, G15,<br>G17, G19, G21, G7,<br>G9, H10, H12, H14,<br>H16, H18, H20, H6,<br>H8, J1, J11, J13, J15,<br>J17, J19, J7, J9, K10,<br>K12, K14, K16, K18,<br>K20, K6, K8, L11,<br>L13, L15, L17, L19,<br>L7, L9, M10, M12,<br>M14, M16, M18, M20,<br>M6, M8, N11, N13,<br>N15, N17, N19, N21,<br>N7, N9, P10, P12,<br>P14, P16, P18, P20,<br>P6, P8, R11, R13,<br>R15, R17, R19, R23,<br>R7, R9, T10, T12,<br>T14, T16, T18, T20,<br>T6, T8, U11, U13,<br>U15, U17, U19, U7,<br>U9, V10, V12, V14,<br>V16, V18, V20, V8,<br>W11, W13, W15,<br>W17, W7, W9, Y10,<br>Y23 |

(1) This pin must always be connected through a 1- $\mu$ F capacitor to VSS.

For more information, see section *Power Management* in chapter *Device Configuration* of the device TRM.

## 4.4 Pin Multiplexing

Table 4-28 describes the device pin multiplexing (no characteristics are provided in this table).

### NOTE

Table 4-28, *Pin Multiplexing* doesn't take into account subsystem multiplexing signals. Subsystem multiplexing signals are described in Section 4.3, *Signal Descriptions*.

### NOTE

When a pad is set into a pin multiplexing mode which is not defined, that pad's behavior is undefined. This should be avoided.

For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.

**Table 4-28. Pin Multiplexing**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |   |   |   |   |   |           |  |
|----------------|---------------|-------------|--------------------------------|---|---|---|---|---|-----------|--|
|                |               |             | 0                              | 1 | 2 | 3 | 4 | 5 | Bootstrap |  |
|                |               | R1          | SYSCLKSEL                      |   |   |   |   |   |           |  |
|                |               | Y15         | DDR3_A01                       |   |   |   |   |   |           |  |
|                |               | AB4         | DDR3_DQM0                      |   |   |   |   |   |           |  |
|                |               | L1          | OBSCLK_N                       |   |   |   |   |   |           |  |
|                |               | Y6          | DDR3_D10                       |   |   |   |   |   |           |  |
|                |               | AE15        | DDR3_CLKOUT_P0                 |   |   |   |   |   |           |  |
|                |               | AA3         | PORn                           |   |   |   |   |   |           |  |
|                |               | AA17        | DDR3_A12                       |   |   |   |   |   |           |  |
|                |               | AE7         | DDR3_D22                       |   |   |   |   |   |           |  |
|                |               | A19         | USB0_ID                        |   |   |   |   |   |           |  |
|                |               | AB16        | DDR3_A04                       |   |   |   |   |   |           |  |
|                |               | C19         | USB0_TXRTUNE_RKE<br>LVIN       |   |   |   |   |   |           |  |
|                |               | AE9         | DDR3_DQS3_P                    |   |   |   |   |   |           |  |
|                |               | W2          | RESETFULLn                     |   |   |   |   |   |           |  |
|                |               | A21         | USB1_VBUS                      |   |   |   |   |   |           |  |
|                |               | AE4         | DDR3_DQS1_N                    |   |   |   |   |   |           |  |
|                |               | V9          | DDR3_RZQ1                      |   |   |   |   |   |           |  |
|                |               | AD16        | DDR3_CLKOUT_N1                 |   |   |   |   |   |           |  |
|                |               | AE19        | SYSCOSC_OUT                    |   |   |   |   |   |           |  |
|                |               | L24         | MLBP_SIG_P                     |   |   |   |   |   |           |  |
|                |               | AC11        | DDR3_CB02                      |   |   |   |   |   |           |  |



**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |   |   |   |   |   |           |  |
|----------------|---------------|-------------|--------------------------------|---|---|---|---|---|-----------|--|
|                |               |             | 0                              | 1 | 2 | 3 | 4 | 5 | Bootstrap |  |
|                |               | K1          | OBSCLK_P                       |   |   |   |   |   |           |  |
|                |               | L22         | EMU01                          |   |   |   |   |   |           |  |
|                |               | A20         | USB1_DM                        |   |   |   |   |   |           |  |
|                |               | AD1         | DDR3_DQS0_P                    |   |   |   |   |   |           |  |
|                |               | AE3         | DDR3_D04                       |   |   |   |   |   |           |  |
|                |               | H7          | PCIE_REFRES                    |   |   |   |   |   |           |  |
|                |               | K22         | MLBP_DAT_N                     |   |   |   |   |   |           |  |
|                |               | AA8         | DDR3_D20                       |   |   |   |   |   |           |  |
|                |               | AC14        | DDR3_A06                       |   |   |   |   |   |           |  |
|                |               | AB8         | DDR3_D17                       |   |   |   |   |   |           |  |
|                |               | AC17        | DDR3_A08                       |   |   |   |   |   |           |  |
|                |               | AC6         | DDR3_D21                       |   |   |   |   |   |           |  |
|                |               | W3          | RESETn                         |   |   |   |   |   |           |  |
|                |               | AD6         | DDR3_DQS2_N                    |   |   |   |   |   |           |  |
|                |               | AA9         | DDR3_DQM3                      |   |   |   |   |   |           |  |
|                |               | AB10        | DDR3_D29                       |   |   |   |   |   |           |  |
|                |               | AA12        | DDR3_A13                       |   |   |   |   |   |           |  |
|                |               | Y16         | DDR3_A15                       |   |   |   |   |   |           |  |
|                |               | AA4         | DDR3_D05                       |   |   |   |   |   |           |  |
|                |               | AA16        | DDR3_A11                       |   |   |   |   |   |           |  |
|                |               | AA5         | DDR3_DQM1                      |   |   |   |   |   |           |  |
|                |               | C17         | AUDOSC_IN                      |   |   |   |   |   |           |  |
|                |               | AB15        | DDR3_A07                       |   |   |   |   |   |           |  |
|                |               | D20         | USB1_TXRTUNE_RKE<br>LVIN       |   |   |   |   |   |           |  |
|                |               | Y5          | DDR3_D13                       |   |   |   |   |   |           |  |
|                |               | F2          | PCIE_CLK_N                     |   |   |   |   |   |           |  |
|                |               | L23         | MLBP_CLK_N                     |   |   |   |   |   |           |  |
|                |               | AD13        | DDR3_CEn0                      |   |   |   |   |   |           |  |
|                |               | AB9         | DDR3_D30                       |   |   |   |   |   |           |  |
|                |               | D19         | USB0_XO                        |   |   |   |   |   |           |  |
|                |               | AC25        | SYSCLK_N                       |   |   |   |   |   |           |  |
|                |               | AE16        | DDR3_CLKOUT_P1                 |   |   |   |   |   |           |  |
|                |               | L21         | CPTS_REFCLK_N                  |   |   |   |   |   |           |  |
|                |               | W12         | DDR3_RZQ0                      |   |   |   |   |   |           |  |
|                |               | AE24        | DDR_CLK_P                      |   |   |   |   |   |           |  |
|                |               | AB5         | DDR3_D15                       |   |   |   |   |   |           |  |
|                |               | AC15        | DDR3_A00                       |   |   |   |   |   |           |  |
|                |               | AE10        | DDR3_D25                       |   |   |   |   |   |           |  |

ADVANCE INFORMATION

Table 4-28. Pin Multiplexing (continued)

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |   |   |   |   |   |           |  |
|----------------|---------------|-------------|--------------------------------|---|---|---|---|---|-----------|--|
|                |               |             | 0                              | 1 | 2 | 3 | 4 | 5 | Bootstrap |  |
|                |               | AA15        | DDR3_A03                       |   |   |   |   |   |           |  |
|                |               | M24         | MLBP_SIG_N                     |   |   |   |   |   |           |  |
|                |               | E1          | PCIE_RXP0                      |   |   |   |   |   |           |  |
|                |               | AD17        | DDR3_BA2                       |   |   |   |   |   |           |  |
|                |               | AC3         | DDR3_D02                       |   |   |   |   |   |           |  |
|                |               | K5          | TDO                            |   |   |   |   |   |           |  |
|                |               | AC7         | DDR3_D18                       |   |   |   |   |   |           |  |
|                |               | AD9         | DDR3_DQS3_N                    |   |   |   |   |   |           |  |
|                |               | Y8          | DDR3_D31                       |   |   |   |   |   |           |  |
|                |               | L3          | TCK                            |   |   |   |   |   |           |  |
|                |               | K23         | MLBP_DAT_P                     |   |   |   |   |   |           |  |
|                |               | Y11         | DDR3_CBDQM                     |   |   |   |   |   |           |  |
|                |               | AB14        | DDR3_A10                       |   |   |   |   |   |           |  |
|                |               | Y13         | DDR3_WEn                       |   |   |   |   |   |           |  |
|                |               | A18         | USB0_DP                        |   |   |   |   |   |           |  |
|                |               | AD24        | DDR_CLK_N                      |   |   |   |   |   |           |  |
|                |               | Y17         | DDR3_A14                       |   |   |   |   |   |           |  |
|                |               | AC8         | DDR3_DQM2                      |   |   |   |   |   |           |  |
|                |               | AC12        | DDR3_CB03                      |   |   |   |   |   |           |  |
|                |               | AA6         | DDR3_D08                       |   |   |   |   |   |           |  |
|                |               | AD7         | DDR3_D23                       |   |   |   |   |   |           |  |
|                |               | B19         | USB0_VBUS                      |   |   |   |   |   |           |  |
|                |               | AA11        | DDR3_CB00                      |   |   |   |   |   |           |  |
|                |               | AC10        | DDR3_D27                       |   |   |   |   |   |           |  |
|                |               | AE17        | DDR3_A05                       |   |   |   |   |   |           |  |
|                |               | AE12        | DDR3_CBDQS_P                   |   |   |   |   |   |           |  |
|                |               | AA14        | DDR3_BA0                       |   |   |   |   |   |           |  |
|                |               | G2          | PCIE_CLK_P                     |   |   |   |   |   |           |  |
|                |               | AC4         | DDR3_D14                       |   |   |   |   |   |           |  |
|                |               | Y9          | DDR3_VREFSSTL                  |   |   |   |   |   |           |  |
|                |               | H1          | PCIE_TXN0                      |   |   |   |   |   |           |  |
|                |               | AB18        | DDR3_CKE0                      |   |   |   |   |   |           |  |
|                |               | AB6         | DDR3_D12                       |   |   |   |   |   |           |  |
|                |               | E20         | USB1_ID                        |   |   |   |   |   |           |  |
|                |               | L4          | TRSTn                          |   |   |   |   |   |           |  |
|                |               | AC19        | SYSOSC_IN                      |   |   |   |   |   |           |  |
|                |               | AD3         | DDR3_D06                       |   |   |   |   |   |           |  |
|                |               | B20         | USB1_DP                        |   |   |   |   |   |           |  |
|                |               | AE6         | DDR3_DQS2_P                    |   |   |   |   |   |           |  |

**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |   |   |   |   |   |           |  |
|----------------|---------------|-------------|--------------------------------|---|---|---|---|---|-----------|--|
|                |               |             | 0                              | 1 | 2 | 3 | 4 | 5 | Bootstrap |  |
|                |               | AB7         | DDR3_D16                       |   |   |   |   |   |           |  |
|                |               | M22         | EMU00                          |   |   |   |   |   |           |  |
|                |               | D1          | PCIE_RXN0                      |   |   |   |   |   |           |  |
|                |               | M23         | MLBP_CLK_P                     |   |   |   |   |   |           |  |
|                |               | AB3         | DDR3_D07                       |   |   |   |   |   |           |  |
|                |               | AD2         | DDR3_D00                       |   |   |   |   |   |           |  |
|                |               | A17         | AUDOSC_OUT                     |   |   |   |   |   |           |  |
|                |               | B18         | USB0_DM                        |   |   |   |   |   |           |  |
|                |               | AB13        | DDR3_BA1                       |   |   |   |   |   |           |  |
|                |               | K4          | TMS                            |   |   |   |   |   |           |  |
|                |               | AB17        | DDR3_A09                       |   |   |   |   |   |           |  |
|                |               | Y7          | DDR3_D09                       |   |   |   |   |   |           |  |
|                |               | AD15        | DDR3_CLKOUT_N0                 |   |   |   |   |   |           |  |
|                |               | Y18         | DDR3_RESETh                    |   |   |   |   |   |           |  |
|                |               | AC13        | DDR3_CASn                      |   |   |   |   |   |           |  |
|                |               | AC2         | DDR3_D03                       |   |   |   |   |   |           |  |
|                |               | G1          | PCIE_TXP0                      |   |   |   |   |   |           |  |
|                |               | AD12        | DDR3_CBDQS_N                   |   |   |   |   |   |           |  |
|                |               | AD10        | DDR3_D26                       |   |   |   |   |   |           |  |
|                |               | AE13        | DDR3_RASn                      |   |   |   |   |   |           |  |
|                |               | AE2         | DDR3_QQS0_N                    |   |   |   |   |   |           |  |
|                |               | AA13        | DDR3_ODT0                      |   |   |   |   |   |           |  |
|                |               | C20         | USB1_XO                        |   |   |   |   |   |           |  |
|                |               | L5          | TDI                            |   |   |   |   |   |           |  |
|                |               | AA10        | DDR3_D24                       |   |   |   |   |   |           |  |
|                |               | K21         | CPTS_REFCLK_P                  |   |   |   |   |   |           |  |
|                |               | AA7         | DDR3_D19                       |   |   |   |   |   |           |  |
|                |               | AC5         | DDR3_D11                       |   |   |   |   |   |           |  |
|                |               | Y4          | DDR3_D01                       |   |   |   |   |   |           |  |
|                |               | AC16        | DDR3_A02                       |   |   |   |   |   |           |  |
|                |               | AB11        | DDR3_CB01                      |   |   |   |   |   |           |  |
|                |               | AD25        | SYSCLK_P                       |   |   |   |   |   |           |  |
|                |               | AC9         | DDR3_D28                       |   |   |   |   |   |           |  |
|                |               | AD4         | DDR3_QQS1_P                    |   |   |   |   |   |           |  |
|                |               | U5          | I2C0_SCL                       |   |   |   |   |   |           |  |
|                |               | W5          | I2C0_SDA                       |   |   |   |   |   |           |  |
|                |               | V6          | I2C1_SCL                       |   |   |   |   |   |           |  |
|                |               | W4          | I2C1_SDA                       |   |   |   |   |   |           |  |
|                |               | V5          | I2C2_SCL                       |   |   |   |   |   |           |  |

ADVANCE INFORMATION

**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |          |               |          |          |   |                   |            |
|----------------|---------------|-------------|--------------------------------|----------|---------------|----------|----------|---|-------------------|------------|
|                |               |             | 0                              | 1        | 2             | 3        | 4        | 5 | Bootstrap         |            |
|                |               | V4          | I2C2_SDA                       |          |               |          |          |   |                   |            |
| 0x1000         | PADCONFIG_0   | AC21        | GPMC_AD0                       |          |               |          | GPIO0_00 |   |                   |            |
| 0x1004         | PADCONFIG_1   | AE20        | GPMC_AD1                       |          |               |          | GPIO0_01 |   |                   |            |
| 0x1008         | PADCONFIG_2   | AD22        | GPMC_AD2                       |          |               |          | GPIO0_02 |   |                   |            |
| 0x100C         | PADCONFIG_3   | AD20        | GPMC_AD3                       |          |               |          | GPIO0_03 |   |                   |            |
| 0x1010         | PADCONFIG_4   | AE21        | GPMC_AD4                       |          |               |          | GPIO0_04 |   |                   |            |
| 0x1014         | PADCONFIG_5   | AE22        | GPMC_AD5                       |          |               |          | GPIO0_05 |   |                   |            |
| 0x1018         | PADCONFIG_6   | AC20        | GPMC_AD6                       |          |               |          | GPIO0_06 |   |                   |            |
| 0x101C         | PADCONFIG_7   | AD21        | GPMC_AD7                       |          |               |          | GPIO0_07 |   |                   |            |
| 0x1020         | PADCONFIG_8   | AE23        | GPMC_AD8                       |          |               |          | GPIO0_08 |   |                   |            |
| 0x1024         | PADCONFIG_9   | AB20        | GPMC_AD9                       |          |               |          | GPIO0_09 |   |                   |            |
| 0x1028         | PADCONFIG_10  | AA20        | GPMC_AD10                      |          |               |          | GPIO0_10 |   |                   |            |
| 0x102C         | PADCONFIG_11  | AD23        | GPMC_AD11                      |          |               |          | GPIO0_11 |   |                   |            |
| 0x1030         | PADCONFIG_12  | AA21        | GPMC_AD12                      |          |               |          | GPIO0_12 |   |                   |            |
| 0x1034         | PADCONFIG_13  | AB21        | GPMC_AD13                      |          |               |          | GPIO0_13 |   |                   |            |
| 0x1038         | PADCONFIG_14  | AB22        | GPMC_AD14                      |          |               |          | GPIO0_14 |   |                   |            |
| 0x103C         | PADCONFIG_15  | AA22        | GPMC_AD15                      |          |               |          | GPIO0_15 |   |                   |            |
| 0x1040         | PADCONFIG_16  | AB23        | GPMC_CLK                       |          |               |          | GPIO0_16 |   |                   |            |
| 0x1044         | PADCONFIG_17  | AC23        | GPMC_ADVn_ALE                  |          |               |          | GPIO0_17 |   |                   |            |
| 0x1048         | PADCONFIG_18  | AC22        | GPMC_OEn_REn                   |          |               |          | GPIO0_18 |   |                   |            |
| 0x104C         | PADCONFIG_19  | Y22         | GPMC_WEn                       |          |               |          | GPIO0_19 |   |                   |            |
| 0x1050         | PADCONFIG_20  | AC24        | GPMC_BEn0_CLE                  |          |               |          | GPIO0_20 |   |                   |            |
| 0x1054         | PADCONFIG_21  | AB24        | GPMC_BEn1                      |          |               |          | GPIO0_21 |   |                   |            |
| 0x1058         | PADCONFIG_22  | Y24         | GPMC_WAIT0                     |          |               |          | GPIO0_22 |   |                   |            |
| 0x105C         | PADCONFIG_23  | AA24        | GPMC_WAIT1                     |          |               | MLB_CLK  | GPIO0_23 |   |                   |            |
| 0x1060         | PADCONFIG_24  | W25         | GPMC_WPn                       |          |               |          | GPIO0_24 |   |                   |            |
| 0x1064         | PADCONFIG_25  | AA25        | GPMC_DIR                       |          |               | MLB_SIG  | GPIO0_25 |   |                   |            |
| 0x1068         | PADCONFIG_26  | AB25        | GPMC_CSn0                      |          |               |          | GPIO0_26 |   |                   |            |
| 0x106C         | PADCONFIG_27  | W24         | GPMC_CSn1                      |          |               | MLB_DAT  | GPIO0_27 |   |                   |            |
| 0x1070         | PADCONFIG_28  | W23         | GPMC_CSn2                      |          |               | TIM1     | GPIO0_28 |   |                   |            |
| 0x1074         | PADCONFIG_29  | Y25         | GPMC_CSn3                      |          |               | TIM01    | GPIO0_29 |   |                   |            |
| 0x1078         | PADCONFIG_30  | N23         | DSS_DATA23                     | GPMC_A24 | eHRPWM0_A     | GPIO0_30 | EMU02    |   |                   | BOOTMODE00 |
| 0x107C         | PADCONFIG_31  | P25         | DSS_DATA22                     | GPMC_A23 | eHRPWM0_B     | GPIO0_31 | EMU03    |   |                   | BOOTMODE01 |
| 0x1080         | PADCONFIG_32  | P24         | DSS_DATA21                     | GPMC_A22 | eHRPWM_TZn0   | GPIO0_32 | EMU04    |   |                   | BOOTMODE02 |
| 0x1084         | PADCONFIG_33  | N24         | DSS_DATA20                     | GPMC_A21 | eHRPWM0_SYNCI | GPIO0_33 | EMU05    |   |                   | BOOTMODE03 |
| 0x1088         | PADCONFIG_34  | T25         | DSS_DATA19                     | GPMC_A20 | eHRPWM0_SYNCO | GPIO0_34 | EMU06    |   | DSS_RFBI_TEVSYNC1 | BOOTMODE04 |
| 0x108C         | PADCONFIG_35  | N22         | DSS_DATA18                     | GPMC_A19 | eHRPWM1_A     | GPIO0_35 | EMU07    |   | DSS_RFBI_HSYNC1   | BOOTMODE05 |
| 0x1090         | PADCONFIG_36  | R24         | DSS_DATA17                     | GPMC_A18 | eHRPWM1_B     | GPIO0_36 | EMU08    |   | DSS_RFBI_CSn1     | BOOTMODE06 |

**ADVANCE INFORMATION**

**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |                |                                 |          |           |                       |                |
|----------------|---------------|-------------|--------------------------------|----------------|---------------------------------|----------|-----------|-----------------------|----------------|
|                |               |             | 0                              | 1              | 2                               | 3        | 4         | 5                     | Bootstrap      |
| 0x1094         | PADCONFIG_37  | P23         | DSS_DATA16                     | GPMC_A17       | eHRPWM_TZn1                     | GPIO0_37 | EMU09     | DSS_RFBI_CSn0         | BOOTMODE07     |
| 0x1098         | PADCONFIG_38  | R22         | DSS_DATA15                     | GPMC_A16       | eHRPWM2_A                       | GPIO0_38 | EMU10     | DSS_RFBI_DATA15       | BOOTMODE08     |
| 0x109C         | PADCONFIG_39  | U25         | DSS_DATA14                     | GPMC_A15       | eHRPWM2_B                       | GPIO0_39 | EMU11     | DSS_RFBI_DATA14       | BOOTMODE09     |
| 0x10A0         | PADCONFIG_40  | P21         | DSS_DATA13                     | GPMC_A14       | eHRPWM_TZn2                     | GPIO0_40 | EMU12     | DSS_RFBI_DATA13       | BOOTMODE10     |
| 0x10A4         | PADCONFIG_41  | T24         | DSS_DATA12                     | GPMC_A13       | eQEP0_A                         | GPIO0_41 | EMU13     | DSS_RFBI_DATA12       | BOOTMODE11     |
| 0x10A8         | PADCONFIG_42  | V25         | DSS_DATA11                     | GPMC_A12       | eQEP0_B                         | GPIO0_42 | EMU14     | DSS_RFBI_DATA11       | BOOTMODE12     |
| 0x10AC         | PADCONFIG_43  | U24         | DSS_DATA10                     | GPMC_A11       | eQEP0_I                         | GPIO0_43 | EMU15     | DSS_RFBI_DATA10       | BOOTMODE13     |
| 0x10B0         | PADCONFIG_44  | R21         | DSS_DATA9                      | GPMC_A10       | eQEP0_S                         | GPIO0_44 | EMU16     | DSS_RFBI_DATA9        | BOOTMODE14     |
| 0x10B4         | PADCONFIG_45  | T22         | DSS_DATA8                      | GPMC_A9        | eQEP1_A                         | GPIO0_45 | EMU17     | DSS_RFBI_DATA8        | BOOTMODE15     |
| 0x10B8         | PADCONFIG_46  | U22         | DSS_DATA7                      | GPMC_A8        | eQEP1_B                         | GPIO0_46 | EMU18     | DSS_RFBI_DATA7        |                |
| 0x10BC         | PADCONFIG_47  | T21         | DSS_DATA6                      | GPMC_A7        | eQEP1_I                         | GPIO0_47 | EMU19     | DSS_RFBI_DATA6        |                |
| 0x10C0         | PADCONFIG_48  | V24         | DSS_DATA5                      | GPMC_A6        | eQEP1_S                         | GPIO0_48 |           | DSS_RFBI_DATA5        |                |
| 0x10C4         | PADCONFIG_49  | U23         | DSS_DATA4                      | GPMC_A5        | eQEP2_A                         | GPIO0_49 |           | DSS_RFBI_DATA4        | NODDR          |
| 0x10C8         | PADCONFIG_50  | V23         | DSS_DATA3                      | GPMC_A4        | eQEP2_B                         | GPIO0_50 |           | DSS_RFBI_DATA3        |                |
| 0x10CC         | PADCONFIG_51  | W22         | DSS_DATA2                      | GPMC_A3        | eQEP2_I                         | GPIO0_51 |           | DSS_RFBI_DATA2        | MAINPLL_OD_SEL |
| 0x10D0         | PADCONFIG_52  | U21         | DSS_DATA1                      | GPMC_A2        | eQEP2_S                         | GPIO0_52 |           | DSS_RFBI_DATA1        |                |
| 0x10D4         | PADCONFIG_53  | V22         | DSS_DATA0                      | GPMC_A1        |                                 | GPIO0_53 |           | DSS_RFBI_DATA0        |                |
| 0x10D8         | PADCONFIG_54  | R25         | DSS_VSYNC                      | GPMC_A25       | PR1_eCAP0_eCAP_C<br>APIN_APWM_O | GPIO0_54 |           | DSS_RFBI_TEVSYNC<br>0 |                |
| 0x10DC         | PADCONFIG_55  | P22         | DSS_HSYNC                      | GPMC_A26       | PR1_eCAP0_eCAP_S<br>YNCIN       | GPIO0_55 |           | DSS_RFBI_HSYNC0       |                |
| 0x10E0         | PADCONFIG_56  | N25         | DSS_PCLK                       | GPMC_A27       | PR1_eCAP0_eCAP_S<br>YNCOUT      | GPIO0_56 |           | DSS_RFBI_REn          |                |
| 0x10E4         | PADCONFIG_57  | M25         | DSS_DE                         | GPMC_A0        | PR1_EDIO_OUTVALID               | GPIO0_57 |           | DSS_RFBI_WEn          |                |
| 0x10E8         | PADCONFIG_58  | L25         | DSS_FID                        |                | PR0_EDIO_OUTVALID               | GPIO0_58 |           | DSS_RFBI_A0           |                |
| 0x10EC         | PADCONFIG_59  | G5          | MMC1_DAT7                      |                |                                 | GPIO0_59 |           |                       |                |
| 0x10F0         | PADCONFIG_60  | F4          | MMC1_DAT6                      |                |                                 | GPIO0_60 |           |                       |                |
| 0x10F4         | PADCONFIG_61  | G4          | MMC1_DAT5                      |                |                                 | GPIO0_61 |           |                       |                |
| 0x10F8         | PADCONFIG_62  | E3          | MMC1_DAT4                      |                |                                 | GPIO0_62 |           |                       |                |
| 0x10FC         | PADCONFIG_63  | H4          | MMC1_DAT3                      |                |                                 | GPIO0_63 |           |                       |                |
| 0x1100         | PADCONFIG_64  | J5          | MMC1_DAT2                      |                |                                 | GPIO0_64 |           |                       |                |
| 0x1104         | PADCONFIG_65  | F5          | MMC1_DAT1                      |                |                                 | GPIO0_65 |           |                       |                |
| 0x1108         | PADCONFIG_66  | H3          | MMC1_DAT0                      |                |                                 | GPIO0_66 |           |                       |                |
| 0x110C         | PADCONFIG_67  | J4          | MMC1_CLK                       |                |                                 | GPIO0_67 |           |                       |                |
| 0x1110         | PADCONFIG_68  | J2          | MMC1_CMD                       |                |                                 | GPIO0_68 |           |                       |                |
| 0x1114         | PADCONFIG_69  | J3          | MMC1_SDCD                      |                |                                 | GPIO0_69 |           |                       |                |
| 0x1118         | PADCONFIG_70  | K3          | MMC1_SDWP                      |                |                                 | GPIO0_70 |           |                       |                |
| 0x111C         | PADCONFIG_71  | K2          | MMC1_POW                       |                |                                 | GPIO0_71 |           |                       |                |
| 0x1120         | PADCONFIG_72  | A22         | MII_RXCLK                      | RGMII_RXC      |                                 | GPIO0_72 |           |                       |                |
| 0x1124         | PADCONFIG_73  | A23         |                                | PR0_EDIO_DATA3 |                                 | GPIO0_73 | eHRPWM3_A |                       |                |

ADVANCE INFORMATION

**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |                |                                 |           |               |   |           |
|----------------|---------------|-------------|--------------------------------|----------------|---------------------------------|-----------|---------------|---|-----------|
|                |               |             | 0                              | 1              | 2                               | 3         | 4             | 5 | Bootstrap |
| 0x1128         | PADCONFIG_74  | B22         |                                | PR0_EDIO_DATA2 |                                 | GPIO0_74  | eHRPWM3_B     |   |           |
| 0x112C         | PADCONFIG_75  | C22         |                                | PR0_EDIO_DATA1 |                                 | GPIO0_75  | eHRPWM3_SYNCI |   |           |
| 0x1130         | PADCONFIG_76  | D23         |                                | PR0_EDIO_DATA0 |                                 | GPIO0_76  | eHRPWM3_SYNCO |   |           |
| 0x1134         | PADCONFIG_77  | F22         | MII_RXD3                       | RGMII_RXD3     |                                 | GPIO0_77  |               |   |           |
| 0x1138         | PADCONFIG_78  | B23         | MII_RXD2                       | RGMII_RXD2     |                                 | GPIO0_78  |               |   |           |
| 0x113C         | PADCONFIG_79  | C23         | MII_RXD1                       | RGMII_RXD1     | RMII_RXD1                       | GPIO0_79  |               |   |           |
| 0x1140         | PADCONFIG_80  | B24         | MII_RXD0                       | RGMII_RXD0     | RMII_RXD0                       | GPIO0_80  |               |   |           |
| 0x1144         | PADCONFIG_81  | A24         | MII_RXDV                       | RGMII_RXCTL    |                                 | GPIO0_81  |               |   |           |
| 0x1148         | PADCONFIG_82  | F23         | MII_RXER                       |                | RMII_RXER                       | GPIO0_82  |               |   |           |
| 0x114C         | PADCONFIG_83  | B25         | MII_COL                        |                |                                 | GPIO0_83  |               |   |           |
| 0x1150         | PADCONFIG_84  | G22         | MII_CRS                        |                | RMII_CRS_DV                     | GPIO0_84  |               |   |           |
| 0x1154         | PADCONFIG_85  | C25         | MII_TXCLK                      | RGMII_TXC      |                                 | GPIO0_85  |               |   |           |
| 0x1158         | PADCONFIG_86  | C24         |                                | SPI3_SCSn0     | PR0_eCAP0_eCAP_C<br>APIN_APWM_O | GPIO0_86  |               |   |           |
| 0x115C         | PADCONFIG_87  | E25         |                                | SPI3_SCSn1     | PR0_UART0_RXD                   | GPIO0_87  |               |   |           |
| 0x1160         | PADCONFIG_88  | E24         |                                | SPI3_CLK       | PR0_UART0_TXD                   | GPIO0_88  |               |   |           |
| 0x1164         | PADCONFIG_89  | F25         |                                | SPI3_SOMI      | PR0_UART0_CTSN                  | GPIO0_89  |               |   |           |
| 0x1168         | PADCONFIG_90  | F24         |                                | SPI3_SIMO      | PR0_UART0_RTSN                  | GPIO0_90  |               |   |           |
| 0x116C         | PADCONFIG_91  | D25         | MII_TXD3                       | RGMII_TXD3     |                                 | GPIO0_91  |               |   |           |
| 0x1170         | PADCONFIG_92  | G25         | MII_TXD2                       | RGMII_TXD2     |                                 | GPIO0_92  |               |   |           |
| 0x1174         | PADCONFIG_93  | G24         | MII_TXD1                       | RGMII_TXD1     | RMII_TXD1                       | GPIO0_93  |               |   |           |
| 0x1178         | PADCONFIG_94  | G23         | MII_TXD0                       | RGMII_TXD0     | RMII_TXD0                       | GPIO0_94  |               |   |           |
| 0x117C         | PADCONFIG_95  | H25         | MII_TXEN                       | RGMII_TXCTL    | RMII_TXEN                       | GPIO0_95  |               |   |           |
| 0x1180         | PADCONFIG_96  | H24         | MII_TXER                       |                | PR0_eCAP0_eCAP_S<br>YNCIN       | GPIO0_96  | eHRPWM_TZn3   |   |           |
| 0x1184         | PADCONFIG_97  | D24         | RMII_REFCLK                    |                | PR0_eCAP0_eCAP_S<br>YNCOUT      |           |               |   |           |
| 0x1188         | PADCONFIG_98  | V3          | MDIO_DATA                      |                |                                 | GPIO0_97  |               |   |           |
| 0x118C         | PADCONFIG_99  | U3          | MDIO_CLK                       |                |                                 | GPIO0_98  |               |   |           |
| 0x1190         | PADCONFIG_100 | M3          | SPI0_SCSn0                     |                |                                 |           |               |   |           |
| 0x1194         | PADCONFIG_101 | M4          | SPI0_SCSn1                     |                |                                 | GPIO0_99  |               |   |           |
| 0x1198         | PADCONFIG_102 | M2          | SPI0_CLK                       |                |                                 |           |               |   |           |
| 0x119C         | PADCONFIG_103 | M1          | SPI0_SOMI                      |                |                                 |           |               |   |           |
| 0x11A0         | PADCONFIG_104 | N4          | SPI0_SIMO                      |                |                                 |           |               |   |           |
| 0x11A4         | PADCONFIG_105 | P1          | SPI1_SCSn0                     |                |                                 |           |               |   |           |
| 0x11A8         | PADCONFIG_106 | N3          | SPI1_SCSn1                     |                |                                 | GPIO0_100 |               |   |           |
| 0x11AC         | PADCONFIG_107 | N2          | SPI1_CLK                       |                |                                 |           |               |   |           |
| 0x11B0         | PADCONFIG_108 | N1          | SPI1_SOMI                      |                |                                 |           |               |   |           |
| 0x11B4         | PADCONFIG_109 | P2          | SPI1_SIMO                      |                |                                 |           |               |   |           |
| 0x11B8         | PADCONFIG_110 | P3          | SPI2_SCSn0                     |                |                                 | GPIO0_101 |               |   |           |

**ADVANCE INFORMATION**

Table 4-28. Pin Multiplexing (continued)

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |                |                |           |                  |   |           |
|----------------|---------------|-------------|--------------------------------|----------------|----------------|-----------|------------------|---|-----------|
|                |               |             | 0                              | 1              | 2              | 3         | 4                | 5 | Bootstrap |
| 0x11BC         | PADCONFIG_111 | P4          | SPI2_SCn1                      |                |                | GPIO0_102 |                  |   |           |
| 0x11C0         | PADCONFIG_112 | R2          | SPI2_CLK                       |                |                | GPIO0_103 |                  |   |           |
| 0x11C4         | PADCONFIG_113 | R4          | SPI2_SOMI                      |                |                | GPIO0_104 |                  |   |           |
| 0x11C8         | PADCONFIG_114 | R3          | SPI2_SIMO                      |                |                | GPIO0_105 |                  |   |           |
| 0x11CC         | PADCONFIG_115 | T4          | UART0_RXD                      |                |                |           |                  |   |           |
| 0x11D0         | PADCONFIG_116 | T1          | UART0_TXD                      |                |                |           |                  |   |           |
| 0x11D4         | PADCONFIG_117 | T2          | UART0_CTSn                     | TIMIO          |                | GPIO0_106 |                  |   |           |
| 0x11D8         | PADCONFIG_118 | U1          | UART0_RTSn                     | TIMOO          |                | GPIO0_107 |                  |   |           |
| 0x11DC         | PADCONFIG_119 | T3          | UART1_RXD                      |                |                | GPIO1_48  |                  |   |           |
| 0x11E0         | PADCONFIG_120 | T5          | UART1_TXD                      |                |                | GPIO1_49  |                  |   |           |
| 0x11E4         | PADCONFIG_121 | U2          | UART1_CTSn                     |                |                | GPIO1_50  |                  |   |           |
| 0x11E8         | PADCONFIG_122 | U4          | UART1_RTSn                     |                |                | GPIO1_51  |                  |   |           |
| 0x11EC         | PADCONFIG_123 | E21         | UART2_RXD                      | PR1_EDIO_DATA3 | UART0_DCDn     | GPIO1_52  | CPTS_HW1_TSPUSH  |   |           |
| 0x11F0         | PADCONFIG_124 | D21         | UART2_TXD                      | PR1_EDIO_DATA2 | UART0_DSRn     | GPIO1_53  | CPTS_HW2_TSPUSH  |   |           |
| 0x11F4         | PADCONFIG_125 | D22         | UART2_CTSn                     | PR1_EDIO_DATA1 | UART0_DTRn     | GPIO1_54  | CPTS_TS_SYNC     |   |           |
| 0x11F8         | PADCONFIG_126 | C21         | UART2_RTSn                     | PR1_EDIO_DATA0 | UART0_RIN      | GPIO1_55  | CPTS_TS_COMP     |   |           |
| 0x11FC         | PADCONFIG_127 | P5          | DCAN0_TX                       |                |                | GPIO1_56  |                  |   |           |
| 0x1200         | PADCONFIG_128 | R5          | DCAN0_RX                       |                |                | GPIO1_57  |                  |   |           |
| 0x1204         | PADCONFIG_129 | K25         | QSPI_CLK                       |                |                | GPIO1_58  |                  |   |           |
| 0x1208         | PADCONFIG_130 | K24         | QSPI_RCLK                      |                |                | GPIO1_59  |                  |   |           |
| 0x120C         | PADCONFIG_131 | J23         | QSPI_D0                        |                |                | GPIO1_60  |                  |   |           |
| 0x1210         | PADCONFIG_132 | J22         | QSPI_D1                        |                |                | GPIO1_61  |                  |   |           |
| 0x1214         | PADCONFIG_133 | J21         | QSPI_D2                        |                |                | GPIO1_62  |                  |   |           |
| 0x1218         | PADCONFIG_134 | J24         | QSPI_D3                        |                |                | GPIO1_63  |                  |   |           |
| 0x121C         | PADCONFIG_135 | J25         | QSPI_CS0                       |                |                | GPIO1_64  |                  |   |           |
| 0x1220         | PADCONFIG_136 | H23         | QSPI_CS1                       | CLKOUT         |                | GPIO1_65  |                  |   |           |
| 0x1224         | PADCONFIG_137 | H22         | QSPI_CS2                       | DCAN1_TX       | PR1_UART0_CTSN | GPIO1_66  | USB0_EXT_TRIGGER |   |           |
| 0x1228         | PADCONFIG_138 | H21         | QSPI_CS3                       | DCAN1_RX       | PR1_UART0_RTSN | GPIO1_67  | USB1_EXT_TRIGGER |   |           |
| 0x122C         | PADCONFIG_139 | D3          | PR0_PRU0_GPO0                  | PR0_PRU0_GPI0  |                | GPIO0_108 | MCASP2_AXR0      |   |           |
| 0x1230         | PADCONFIG_140 | A2          | PR0_PRU0_GPO1                  | PR0_PRU0_GPI1  |                | GPIO0_109 | MCASP2_AXR1      |   |           |
| 0x1234         | PADCONFIG_141 | E4          | PR0_PRU0_GPO2                  | PR0_PRU0_GPI2  |                | GPIO0_110 | MCASP2_AXR2      |   |           |
| 0x1238         | PADCONFIG_142 | B1          | PR0_PRU0_GPO3                  | PR0_PRU0_GPI3  |                | GPIO0_111 | MCASP2_AXR3      |   |           |
| 0x123C         | PADCONFIG_143 | A3          | PR0_PRU0_GPO4                  | PR0_PRU0_GPI4  |                | GPIO0_112 | MCASP2_AXR4      |   |           |
| 0x1240         | PADCONFIG_144 | E5          | PR0_PRU0_GPO5                  | PR0_PRU0_GPI5  |                | GPIO0_113 | MCASP2_AXR5      |   |           |
| 0x1244         | PADCONFIG_145 | B2          | PR0_PRU0_GPO6                  | PR0_PRU0_GPI6  |                | GPIO0_114 | MCASP2_ACLKR     |   |           |
| 0x1248         | PADCONFIG_146 | D4          | PR0_PRU0_GPO7                  | PR0_PRU0_GPI7  |                | GPIO0_115 | MCASP2_AFSR      |   |           |
| 0x124C         | PADCONFIG_147 | E6          | PR0_PRU0_GPO8                  | PR0_PRU0_GPI8  |                | GPIO0_116 | MCASP2_AHCLKR    |   |           |
| 0x1250         | PADCONFIG_148 | C2          | PR0_PRU0_GPO9                  | PR0_PRU0_GPI9  | XREFCLK        | GPIO0_117 | MCASP2_AMUTE     |   |           |
| 0x1254         | PADCONFIG_149 | C3          | PR0_PRU0_GPO10                 | PR0_PRU0_GPI10 |                | GPIO0_118 | MCASP2_AFSX      |   |           |

ADVANCE INFORMATION

**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |                |                   |           |               |   |           |
|----------------|---------------|-------------|--------------------------------|----------------|-------------------|-----------|---------------|---|-----------|
|                |               |             | 0                              | 1              | 2                 | 3         | 4             | 5 | Bootstrap |
| 0x1258         | PADCONFIG_150 | D5          | PR0_PRU0_GPO11                 | PR0_PRU0_GPI11 |                   | GPIO0_119 | MCASP2_AHCLKX |   |           |
| 0x125C         | PADCONFIG_151 | B3          | PR0_PRU0_GPO12                 | PR0_PRU0_GPI12 |                   | GPIO0_120 | MCASP2_ACLKX  |   |           |
| 0x1260         | PADCONFIG_152 | B4          | PR0_PRU0_GPO13                 | PR0_PRU0_GPI13 |                   | GPIO0_121 | MCASP1_ACLKR  |   |           |
| 0x1264         | PADCONFIG_153 | A4          | PR0_PRU0_GPO14                 | PR0_PRU0_GPI14 |                   | GPIO0_122 | MCASP1_AFSR   |   |           |
| 0x1268         | PADCONFIG_154 | E7          | PR0_PRU0_GPO15                 | PR0_PRU0_GPI15 |                   | GPIO0_123 | MCASP1_AHCLKR |   |           |
| 0x126C         | PADCONFIG_155 | D6          | PR0_PRU0_GPO16                 | PR0_PRU0_GPI16 |                   | GPIO0_124 | MCASP1_ACLKX  |   |           |
| 0x1270         | PADCONFIG_156 | C4          | PR0_PRU0_GPO17                 | PR0_PRU0_GPI17 | PR1_UART0_RXD     | GPIO0_125 | MCASP1_AFSX   |   |           |
| 0x1274         | PADCONFIG_157 | C5          | PR0_PRU0_GPO18                 | PR0_PRU0_GPI18 | PR0_EDC_LATCH0_IN | GPIO0_126 | MCASP1_AHCLKX |   |           |
| 0x1278         | PADCONFIG_158 | A5          | PR0_PRU0_GPO19                 | PR0_PRU0_GPI19 | PR0_EDC_SYNC0_OUT | GPIO0_127 | MCASP1_AMUTE  |   |           |
| 0x127C         | PADCONFIG_159 | B5          | PR0_PRU1_GPO0                  | PR0_PRU1_GPI0  |                   | GPIO0_128 | MCASP1_AXR0   |   |           |
| 0x1280         | PADCONFIG_160 | B6          | PR0_PRU1_GPO1                  | PR0_PRU1_GPI1  |                   | GPIO0_129 | MCASP1_AXR1   |   |           |
| 0x1284         | PADCONFIG_161 | D7          | PR0_PRU1_GPO2                  | PR0_PRU1_GPI2  |                   | GPIO0_130 | MCASP1_AXR2   |   |           |
| 0x1288         | PADCONFIG_162 | A6          | PR0_PRU1_GPO3                  | PR0_PRU1_GPI3  |                   | GPIO0_131 | MCASP1_AXR3   |   |           |
| 0x128C         | PADCONFIG_163 | C6          | PR0_PRU1_GPO4                  | PR0_PRU1_GPI4  |                   | GPIO0_132 | MCASP1_AXR4   |   |           |
| 0x1290         | PADCONFIG_164 | E8          | PR0_PRU1_GPO5                  | PR0_PRU1_GPI5  |                   | GPIO0_133 | MCASP1_AXR5   |   |           |
| 0x1294         | PADCONFIG_165 | A7          | PR0_PRU1_GPO6                  | PR0_PRU1_GPI6  |                   | GPIO0_134 | MCASP1_AXR6   |   |           |
| 0x1298         | PADCONFIG_166 | D8          | PR0_PRU1_GPO7                  | PR0_PRU1_GPI7  |                   | GPIO0_135 | MCASP1_AXR7   |   |           |
| 0x129C         | PADCONFIG_167 | F9          | PR0_PRU1_GPO8                  | PR0_PRU1_GPI8  |                   | GPIO0_136 | MCASP1_AXR8   |   |           |
| 0x12A0         | PADCONFIG_168 | B7          | PR0_PRU1_GPO9                  | PR0_PRU1_GPI9  |                   | GPIO0_137 | MCASP1_AXR9   |   |           |
| 0x12A4         | PADCONFIG_169 | C7          | PR0_PRU1_GPO10                 | PR0_PRU1_GPI10 |                   | GPIO0_138 | MCASP0_AMUTE  |   |           |
| 0x12A8         | PADCONFIG_170 | E9          | PR0_PRU1_GPO11                 | PR0_PRU1_GPI11 |                   | GPIO0_139 | MCASP0_ACLKR  |   |           |
| 0x12AC         | PADCONFIG_171 | A8          | PR0_PRU1_GPO12                 | PR0_PRU1_GPI12 |                   | GPIO0_140 | MCASP0_AFSR   |   |           |
| 0x12B0         | PADCONFIG_172 | B8          | PR0_PRU1_GPO13                 | PR0_PRU1_GPI13 |                   | GPIO0_141 | MCASP0_AHCLKR |   |           |
| 0x12B4         | PADCONFIG_173 | D9          | PR0_PRU1_GPO14                 | PR0_PRU1_GPI14 |                   | GPIO0_142 | MCASP0_ACLKX  |   |           |
| 0x12B8         | PADCONFIG_174 | C8          | PR0_PRU1_GPO15                 | PR0_PRU1_GPI15 |                   | GPIO0_143 | MCASP0_AFSX   |   |           |
| 0x12BC         | PADCONFIG_175 | C9          | PR0_PRU1_GPO16                 | PR0_PRU1_GPI16 |                   | GPIO1_00  | MCASP0_AHCLKX |   |           |
| 0x12C0         | PADCONFIG_176 | B9          | PR0_PRU1_GPO17                 | PR0_PRU1_GPI17 | PR1_UART0_TXD     | GPIO1_01  | MCASP0_AXR0   |   |           |
| 0x12C4         | PADCONFIG_177 | A9          | PR0_PRU1_GPO18                 | PR0_PRU1_GPI18 | PR0_EDC_LATCH1_IN | GPIO1_02  | MCASP0_AXR1   |   |           |
| 0x12C8         | PADCONFIG_178 | B10         | PR0_PRU1_GPO19                 | PR0_PRU1_GPI19 | PR0_EDC_SYNC1_OUT | GPIO1_03  | MCASP0_AXR2   |   |           |
| 0x12CC         | PADCONFIG_179 | A10         | PR0_MDIO_DATA                  |                |                   | GPIO1_04  | MCASP0_AXR3   |   |           |
| 0x12D0         | PADCONFIG_180 | C10         | PR0_MDIO_MDCLK                 |                |                   | GPIO1_05  | MCASP0_AXR4   |   |           |
| 0x12D4         | PADCONFIG_181 | E10         | PR1_PRU0_GPO0                  | PR1_PRU0_GPI0  |                   | GPIO1_06  | MCASP0_AXR5   |   |           |
| 0x12D8         | PADCONFIG_182 | D10         | PR1_PRU0_GPO1                  | PR1_PRU0_GPI1  |                   | GPIO1_07  | MCASP0_AXR6   |   |           |
| 0x12DC         | PADCONFIG_183 | F10         | PR1_PRU0_GPO2                  | PR1_PRU0_GPI2  |                   | GPIO1_08  | MCASP0_AXR7   |   |           |
| 0x12E0         | PADCONFIG_184 | C11         | PR1_PRU0_GPO3                  | PR1_PRU0_GPI3  |                   | GPIO1_09  | MCASP0_AXR8   |   |           |
| 0x12E4         | PADCONFIG_185 | D11         | PR1_PRU0_GPO4                  | PR1_PRU0_GPI4  | MMC0_POW          | GPIO1_10  | MCASP0_AXR9   |   |           |
| 0x12E8         | PADCONFIG_186 | E11         | PR1_PRU0_GPO5                  | PR1_PRU0_GPI5  | MMC0_SDWP         | GPIO1_11  | MCASP0_AXR10  |   |           |

**ADVANCE INFORMATION**



**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |                |                   |          |                    |             |           |
|----------------|---------------|-------------|--------------------------------|----------------|-------------------|----------|--------------------|-------------|-----------|
|                |               |             | 0                              | 1              | 2                 | 3        | 4                  | 5           | Bootstrap |
| 0x12EC         | PADCONFIG_187 | F12         | PR1_PRU0_GPO6                  | PR1_PRU0_GPI6  | MMC0_SDCD         | GPIO1_12 | MCASP0_AXR11       |             |           |
| 0x12F0         | PADCONFIG_188 | E12         | PR1_PRU0_GPO7                  | PR1_PRU0_GPI7  | MMC0_DAT7         | GPIO1_13 | MCASP0_AXR12       |             |           |
| 0x12F4         | PADCONFIG_189 | C12         | PR1_PRU0_GPO8                  | PR1_PRU0_GPI8  | MMC0_DAT6         | GPIO1_14 | MCASP0_AXR13       |             |           |
| 0x12F8         | PADCONFIG_190 | B11         | PR1_PRU0_GPO9                  | PR1_PRU0_GPI9  | MMC0_DAT5         | GPIO1_15 | MCASP0_AXR14       |             |           |
| 0x12FC         | PADCONFIG_191 | B12         | PR1_PRU0_GPO10                 | PR1_PRU0_GPI10 | MMC0_DAT4         | GPIO1_16 | MCASP0_AXR15       |             |           |
| 0x1300         | PADCONFIG_192 | A12         | PR1_PRU0_GPO11                 | PR1_PRU0_GPI11 | MMC0_DAT3         | GPIO1_17 |                    |             |           |
| 0x1304         | PADCONFIG_193 | A11         | PR1_PRU0_GPO12                 | PR1_PRU0_GPI12 | MMC0_DAT2         | GPIO1_18 |                    |             |           |
| 0x1308         | PADCONFIG_194 | A13         | PR1_PRU0_GPO13                 | PR1_PRU0_GPI13 | MMC0_DAT1         | GPIO1_19 |                    |             |           |
| 0x130C         | PADCONFIG_195 | B13         | PR1_PRU0_GPO14                 | PR1_PRU0_GPI14 | MMC0_DAT0         | GPIO1_20 |                    |             |           |
| 0x1310         | PADCONFIG_196 | F13         | PR1_PRU0_GPO15                 | PR1_PRU0_GPI15 | MMC0_CLK          | GPIO1_21 |                    |             |           |
| 0x1314         | PADCONFIG_197 | C13         | PR1_PRU0_GPO16                 | PR1_PRU0_GPI16 | MMC0_CMD          | GPIO1_22 |                    |             |           |
| 0x1318         | PADCONFIG_198 | E13         | PR1_PRU0_GPO17                 | PR1_PRU0_GPI17 |                   | GPIO1_23 | eHRPWM_TZn4        | eHRPWM_SOCA |           |
| 0x131C         | PADCONFIG_199 | D12         | PR1_PRU0_GPO18                 | PR1_PRU0_GPI18 | PR1_EDC_LATCH0_IN | GPIO1_24 | eHRPWM4_A          |             |           |
| 0x1320         | PADCONFIG_200 | D13         | PR1_PRU0_GPO19                 | PR1_PRU0_GPI19 | PR1_EDC_SYNC0_OUT | GPIO1_25 | eHRPWM4_B          |             |           |
| 0x1324         | PADCONFIG_201 | A14         | PR1_PRU1_GPO0                  | PR1_PRU1_GPI0  |                   | GPIO1_26 |                    |             |           |
| 0x1328         | PADCONFIG_202 | B14         | PR1_PRU1_GPO1                  | PR1_PRU1_GPI1  |                   | GPIO1_27 |                    |             |           |
| 0x132C         | PADCONFIG_203 | C14         | PR1_PRU1_GPO2                  | PR1_PRU1_GPI2  |                   | GPIO1_28 |                    |             |           |
| 0x1330         | PADCONFIG_204 | E14         | PR1_PRU1_GPO3                  | PR1_PRU1_GPI3  |                   | GPIO1_29 |                    |             |           |
| 0x1334         | PADCONFIG_205 | D14         | PR1_PRU1_GPO4                  | PR1_PRU1_GPI4  |                   | GPIO1_30 |                    |             |           |
| 0x1338         | PADCONFIG_206 | A15         | PR1_PRU1_GPO5                  | PR1_PRU1_GPI5  |                   | GPIO1_31 |                    |             |           |
| 0x133C         | PADCONFIG_207 | F14         | PR1_PRU1_GPO6                  | PR1_PRU1_GPI6  |                   | GPIO1_32 |                    |             |           |
| 0x1340         | PADCONFIG_208 | B15         | PR1_PRU1_GPO7                  | PR1_PRU1_GPI7  |                   | GPIO1_33 |                    |             |           |
| 0x1344         | PADCONFIG_209 | C15         | PR1_PRU1_GPO8                  | PR1_PRU1_GPI8  |                   | GPIO1_34 |                    |             |           |
| 0x1348         | PADCONFIG_210 | D15         | PR1_PRU1_GPO9                  | PR1_PRU1_GPI9  | MCBSP_DR          | GPIO1_35 |                    |             |           |
| 0x134C         | PADCONFIG_211 | A16         | PR1_PRU1_GPO10                 | PR1_PRU1_GPI10 | MCBSP_DX          | GPIO1_36 |                    |             |           |
| 0x1350         | PADCONFIG_212 | E15         | PR1_PRU1_GPO11                 | PR1_PRU1_GPI11 | MCBSP_FSX         | GPIO1_37 |                    |             |           |
| 0x1354         | PADCONFIG_213 | B16         | PR1_PRU1_GPO12                 | PR1_PRU1_GPI12 | MCBSP_CLKX        | GPIO1_38 |                    |             |           |
| 0x1358         | PADCONFIG_214 | C16         | PR1_PRU1_GPO13                 | PR1_PRU1_GPI13 | MCBSP_FSR         | GPIO1_39 |                    |             |           |
| 0x135C         | PADCONFIG_215 | D17         | PR1_PRU1_GPO14                 | PR1_PRU1_GPI14 | MCBSP_CLKR        | GPIO1_40 |                    |             |           |
| 0x1360         | PADCONFIG_216 | C18         | PR1_PRU1_GPO15                 | PR1_PRU1_GPI15 |                   | GPIO1_41 |                    |             |           |
| 0x1364         | PADCONFIG_217 | D16         | PR1_PRU1_GPO16                 | PR1_PRU1_GPI16 |                   | GPIO1_42 |                    |             |           |
| 0x1368         | PADCONFIG_218 | F16         | PR1_PRU1_GPO17                 | PR1_PRU1_GPI17 |                   | GPIO1_43 | eHRPWM_TZn5        | eHRPWM_SOCB |           |
| 0x136C         | PADCONFIG_219 | E17         | PR1_PRU1_GPO18                 | PR1_PRU1_GPI18 | PR1_EDC_LATCH1_IN | GPIO1_44 | eHRPWM5_A          |             |           |
| 0x1370         | PADCONFIG_220 | E16         | PR1_PRU1_GPO19                 | PR1_PRU1_GPI19 | PR1_EDC_SYNC1_OUT | GPIO1_45 | eHRPWM5_B          |             |           |
| 0x1374         | PADCONFIG_221 | E18         | PR1_MDIO_DATA                  |                |                   | GPIO1_46 | eCAP0_IN_APWM0_OUT |             |           |
| 0x1378         | PADCONFIG_222 | D18         | PR1_MDIO_MDCLK                 |                |                   | GPIO1_47 | eCAP1_IN_APWM1_OUT |             |           |

ADVANCE INFORMATION

**Table 4-28. Pin Multiplexing (continued)**

| ADDRESS OFFSET | REGISTER NAME | BALL NUMBER | MUXMODE AND BOOTSTRAP SETTINGS |   |   |   |   |   |           |  |
|----------------|---------------|-------------|--------------------------------|---|---|---|---|---|-----------|--|
|                |               |             | 0                              | 1 | 2 | 3 | 4 | 5 | Bootstrap |  |
| 0x1394         | PADCONFIG_229 | W1          | NMI <sub>n</sub>               |   |   |   |   |   |           |  |
| 0x1398         | PADCONFIG_230 | V2          | LRESET <sub>n</sub>            |   |   |   |   |   |           |  |
| 0x139C         | PADCONFIG_231 | V1          | LRESETNMIEN <sub>n</sub>       |   |   |   |   |   |           |  |
| 0x13AC         | PADCONFIG_235 | Y2          | RESETSTAT <sub>n</sub>         |   |   |   |   |   |           |  |
| 0x13B0         | PADCONFIG_236 | Y3          | BOOTCOMPLETE                   |   |   |   |   |   |           |  |
| 0x13B4         | PADCONFIG_237 | M21         | SYSCLKOUT                      |   |   |   |   |   |           |  |
| 0x13B8         | PADCONFIG_238 | N5          | OBSPLL_LOCK                    |   |   |   |   |   |           |  |
| 0x1408         | PADCONFIG_258 | E19         | USB0_DRVVBUS                   |   |   |   |   |   |           |  |
| 0x140C         | PADCONFIG_259 | B21         | USB1_DRVVBUS                   |   |   |   |   |   |           |  |

## 4.5 Connections for Unused Pins

This section describes the Unused/Reserved balls connection requirements.

### NOTE

All power balls must be supplied with the voltages specified in [Section 5.4, Recommended Operating Conditions](#), unless otherwise specified in [Section 4.3, Signal Descriptions](#).

**Table 4-29. Unused Balls Specific Connection Requirements**

| Balls   | Connection Requirements   |
|---|---|
| AC19 / L4 / AD1 / AD4 / AE6 / AE9 / AE12 / M2 / N4 / M1 / N2 / P2 / N1 / T4 / T1 / D24 / C17 / L5 / AC25 / AD24 / L21 / L23 | Each of these balls must be connected to GND through a separate external pull resistor if unused                    |
| L3 / W1 / W3 / K4 / AE2 / AE4 / AD6 / AD9 / AD12 / U5 / W5 / V6 / W4 / V5 / V4 / AD25 / AE24 / K21 / M23 / M3 / P1          | These balls must be connected to the corresponding power supply through a separate external pull resistor if unused |

### NOTE

The following balls are reserved: AA19 (RSV1) / AB19 (RSV2) / Y20 (RSV3) / W19 (RSV4) / D2 (RSV5) / G3 (RSV7) / F18 (RSV8) / H2 (RSV9) / AA18 (RSV10) / Y19 (RSV11) / Y14 (RSV12) / L1 / K1 / AC18 / AB12 / Y12

These balls must be left unconnected.

### NOTE

The following balls are reserved: L2 (RSV6)

These balls must be connected to GND through a separate external pull resistor.

### NOTE

The following balls are reserved: Y1 (RSV13) / AA1 (RSV14) / AB1 (RSV15) / AA2 (RSV16) / AB2 (RSV17) / AC1 (RSV18)

These balls must be connected to DVDD18 through a separate external pull resistor.

### NOTE

All other unused signal balls **with** a Pad Configuration Register can be left unconnected with their multiplexing mode set to GPIO input and internal pulldown resistor enabled.

Unused signal balls should only be connected to a pad on the PCB. No trace or via should be connected to the pad for an unused signal. If trace or a via is connected to an unused signal pad, an external pulling resistor is required. Failure to included an external resistor could result in a high current state which could damaged the IO cell.

### NOTE

All other unused signal balls **without** Pad Configuration Register can be left unconnected.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

| PARAMETERS   |   | MIN  | MAX             | UNIT |   |
|--|---|--|-----------------|------|---|
| V <sub>SUPPLY</sub> (steady-state)                   | Supply voltage ranges   | Core CVDD  | -0.3            | 1.3  | V |
|  |   | Core CVDD1   | -0.3            | 1.3  | V |
|  |   | Analog (AVDDA_DDRPLL, AVDDA_DSSPLL, AVDDA_MAINPLL, AVDDA_NSSPLL, AVDDA_UARTPLL, AVDDA_ICSSPLL, AVDDA_ARMPLL) | -0.3            | 1.98 | V |
|  |   | 1.35 V (DVDD_DDR)  | -0.3            | 1.98 | V |
|  |   | Analog 1.8 V (DVDD_DDRDLL, VDDAHV, DVDD18)   | -0.3            | 2.45 | V |
|  |   | 3.3 V (DVDD33, DVDD33_USB)   | -0.3            | 3.63 | V |
| V <sub>IO</sub> (steady-state)                       | Input and output voltage ranges   | I/O 1.35 V (DVDD_DDR)  | -0.3            | 1.98 | V |
|  |   | I/Os 1.8 V (DVDD_DDRDLL, VDDAHV, DVDD18)   | -0.3            | 2.45 | V |
|  |   | I/Os 3.3 V (DVDD33, DVDD33_USB)  | -0.3            | 3.63 | V |
| SR   | Maximum slew rate, all supplies   |  | 10 <sup>5</sup> | V/s  |   |
| V <sub>IO</sub> (transient overshoot and undershoot) | Input and output voltage ranges (transient overshoot and undershoot) <sup>(4)</sup> | 20% overshoot / undershoot for 20% of signal duty cycle  |                 | V    |   |
| T <sub>STG</sub>                                     | Storage temperature after soldered onto PC board                                    | -65  | 150             | °C   |   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section 5.4, Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to V<sub>SS</sub>, unless otherwise noted.

(3) See I/Os supplied by this power pin in [Table 4-1, Pin Attributes](#).

(4) Overshoot/Undershoot percentage relative to I/O operating values - for example the maximum overshoot value for 1.8 V LVCMOS signals is DVDD18 + 0.20 × DVDD18 and maximum undershoot value would be VSS - 0.20 × DVDD18.

### 5.2 ESD Ratings

|                    |                         | VALUE  | UNIT  |
|--------------------|-------------------------|--|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Power-On-Hour (POH) Limits<sup>(1)(2)(3)</sup>

| COMMERCIAL TEMPERATURE RANGE    |                | EXTENDED TEMPERATURE RANGE      |                | AUTOMOTIVE TEMPERATURE RANGE      |                |
|---------------------------------|----------------|---------------------------------|----------------|-----------------------------------|----------------|
| JUNCTION TEMP (T <sub>j</sub> ) | LIFETIME (POH) | JUNCTION TEMP (T <sub>j</sub> ) | LIFETIME (POH) | JUNCTION TEMP (T <sub>j</sub> )   | LIFETIME (POH) |
| 0°C to 90°C                     | 100000         | -40°C to 105°C                  | 100000         | Automotive Profile <sup>(4)</sup> | 20000          |

(1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

(2) Unless specified in the table above, all voltage domains and operating conditions are supported in the device at the noted temperatures.

(3) POH is a function of voltage, temperature and time. Usage at higher voltages and temperatures will result in a reduction in POH.

(4) Automotive profile is defined as 20000 power on hours with a junction temperature as follows: 5% @ -40°C, 65% @ 70°C, 20% @ 110°C, and 10% @ 125°C.

## 5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|   |  | MIN <sup>(1)</sup> | NOM  | MAX <sup>(1)</sup> | UNIT |
|---|--|--------------------|------|--------------------|------|
| <b>INPUT POWER SUPPLY VOLTAGE RANGE</b> |  |                    |      |                    |      |
| CVDD                                    | Core voltage domain supply                 | 0.855              | 0.9  | 0.945              | V    |
| CVDD1                                   | Core memory array power supply             | 0.855              | 0.9  | 0.945              | V    |
| AVDDA_DDRPLL                            | DDR PLL supply                             | 1.71               | 1.80 | 1.89               | V    |
| AVDDA_DSSPLL                            | DSS PLL supply                             | 1.71               | 1.80 | 1.89               | V    |
| AVDDA_MAINPLL                           | CORE PLL supply                            | 1.71               | 1.80 | 1.89               | V    |
| AVDDA_NSSPLL                            | NSS PLL supply                             | 1.71               | 1.80 | 1.89               | V    |
| AVDDA_UARTPLL                           | UART PLL supply                            | 1.71               | 1.80 | 1.89               | V    |
| AVDDA_ICSSPLL                           | ICSS PLL supply                            | 1.71               | 1.80 | 1.89               | V    |
| AVDDA_ARMPLL                            | ARM PLL supply                             | 1.71               | 1.80 | 1.89               | V    |
| DVDD_DDRDLL                             | DDR EMIF PHY DLL 1.8V power supply voltage | 1.71               | 1.80 | 1.89               | V    |
| VDDAHV                                  | SERDES 1.8-V supply                        | 1.71               | 1.80 | 1.89               | V    |
| DVDD_DDR                                | DDR EMIF I/Os 1.35V power supply voltage   | 1.28               | 1.35 | 1.42               | V    |
| DVDD18                                  | I/O supply                                 | 1.71               | 1.80 | 1.89               | V    |
| DVDD33                                  | I/O supply                                 | 3.135              | 3.3  | 3.435              | V    |
| DVDD33_USB                              | USB 3.3-V supply                           | 3.135              | 3.3  | 3.435              | V    |
| VSS_OSC_AUDIO                           | AUDOSC Ground                              |                    | 0    |                    | V    |
| VSS_OSC_SYS                             | SYSOSC Ground                              |                    | 0    |                    | V    |
| VSS                                     | Ground supply                              |                    | 0    |                    | V    |

over operating free-air temperature range (unless otherwise noted)

|  |                                      | MIN <sup>(1)</sup> | NOM            | MAX <sup>(1)</sup> | UNIT |
|--|--------------------------------------|--------------------|----------------|--------------------|------|
| T <sub>J</sub> <sup>(2)</sup>            | Operating junction temperature range | Automotive         |                | 125                | °C   |
|  |                                      | Extended           | –40            | 105                |      |
|  |                                      | Commercial         | 0              | 90                 |      |
| <b>OUTPUT POWER SUPPLY VOLTAGE RANGE</b> |                                      |                    |                |                    |      |
| DDR3_VREFSSTL                            | DDR EMIF Reference Power Supply      |                    | 0.5 × DVDD_DDR |                    | V    |

(1) The voltage at the device ball must never be below the MIN voltage or above the MAX voltage for any amount of time. This requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, and so forth.

(2) Refer to [Section 5.3](#) for limitations.

## 5.5 Operating Performance Points

This section describes the operating conditions of the device. This section also contains the description of each operating performance point for processor clocks and device core clocks.

[Table 5-1](#) describes the standard processor clock-speed characteristics versus the operating performance point of the device.

**Table 5-1. Supported Max Frequency**

| SUBSYSTEM | PLL OUTPUT | MAX FREQ. (MHz) |
|-----------|------------|-----------------|
| ARM A15   | ARM_PLLOUT | 600             |
| C66x      | CHIP_CLK1  | 600             |
| DDR EMIF  | DDR_PLLOUT | 400             |

## 5.6 Power Consumption Summary

[Table 5-2](#) summarizes the maximum current ratings at each power terminal.

### NOTE

Data in the Maximum Current Ratings table ([Table 5-2](#)) represents worst-case power consumption based on various applications of the device using practical operating conditions. The data primarily benefits the power supply designer trying to understand the worst-case power consumption expected from each power rail.

**Table 5-2. Maximum Current Ratings at Power Terminals<sup>(1)</sup>**

| PARAMETER   |   | MAX                    | UNIT |
|---|---|------------------------|------|
| SUPPLY NAME   | DESCRIPTION   |                        |      |
| CVDD  | Maximum current rating for core power supply              | Commercial Temperature | TBD  |
|   |   | Extended Temperature   | TBD  |
|   |   | Automotive Temperature | TBD  |
| CVDD1   | Maximum current rating for core memory array power supply | Commercial Temperature | TBD  |
|   |   | Extended Temperature   | TBD  |
|   |   | Automotive Temperature | TBD  |
| DVDD_DDR  | Maximum current rating for DDR EMIF I/O power supply      | TBD                    | mA   |
| AVDDA_DDRPLL, AVDDA_DSSPLL, AVDDA_MAINPLL, AVDDA_NSSPLL, AVDDA_UARTPLL, AVDDA_ICSSPLL, AVDDA_ARMPPLL, DVDD_DDRDLL, VDDAHV, DVDD18 | Maximum current rating for 1.8-V power supply             | TBD                    | mA   |
| DVDD33, DVDD33_USB  | Maximum current rating for 3.3-V power supply             | TBD                    | mA   |

(1) Current ratings specified in this table are worst-case estimates. Actual application power supply estimates could be lower. For more information, see the K2G Power Consumption Summary application report.

## 5.7 Electrical Characteristics

### NOTE

The interfaces or signals described in [Table 5-3](#) through [Table 5-8](#) correspond to the interfaces or signals available in multiplexing mode 0 (Primary Function).

All interfaces or signals multiplexed on the balls described in these tables have the same DC electrical characteristics, unless multiplexing involves a PHY and GPIO combination, in which case different DC electrical characteristics are specified for the different multiplexing modes (Functions).

**Table 5-3. HSTL DC Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER   | TEST CONDITIONS                                 | MIN  | TYP                        | MAX                        | UNIT |
|---|---|--|----------------------------|----------------------------|------|
| <b>BALL NAMES in MUXMODE 0 (SINGLE-ENDED SIGNALS) (DRIVER MODE):</b><br>DDR3_DQM[3:0], DDR3_CB[03:00], DDR3_CBDQM, DDR3_CBDQS_P, DDR3_CBDQS_N, DDR3_D[31:00], DDR3_CEn0, DDR3_BA[2:0], DDR3_A[15:00], DDR3_CASn, DDR3_RASn, DDR3_WEn, DDR3_CKE0, DDR3_ODT0, DDR3_RESEtN   |   |  |                            |                            |      |
| <b>BALL NUMBERS:</b> AB4, AA5, AC8, AA9, AA11, AB11, AC11, AC12, Y11, AE12, AD12, AD2, Y4, AC3, AC2, AE3, AA4, AD3, AB3, AA6, Y7, Y6, AC5, AB6, Y5, AC4, AB5, AB7, AB8, AC7, AA7, AA8, AC6, AE7, AD7, AA10, AE10, AD10, AC10, AC9, AB10, AB9, Y8, AD13, AA14, AB13, AD17, AC15, Y15, AC16, AA15, AB16, AE17, AC14, AB15, AC17, AB17, AB14, AA16, AA17, AA12, Y17, Y16, AC13, AE13, Y13, AB18, AA13, Y18 |   |  |                            |                            |      |
| V <sub>OH</sub>   | High-level output threshold                     | DVDD_DDR = 1.35V<br>(I <sub>OH</sub> = 8 mA) | DVDD_DDR – 0.4             |                            | V    |
| V <sub>OL</sub>   | Low-level output threshold                      | DVDD_DDR = 1.35V<br>(I <sub>OH</sub> = 8 mA) | 0.4                        | 0.2 × DVDD_DDR             | V    |
| C <sub>PAD</sub>  | Pad capacitance (including package capacitance) |  |                            | 3.44                       | pF   |
| <b>BALL NAMES in MUXMODE 0 (SINGLE-ENDED SIGNALS) (RECEIVER MODE):</b><br>DDR3_DQM[3:0], DDR3_CB[03:00], DDR3_CBDQM, DDR3_CBDQS_P, DDR3_CBDQS_N, DDR3_D[31:00], DDR3_CEn0, DDR3_BA[2:0], DDR3_A[15:00], DDR3_CASn, DDR3_RASn, DDR3_WEn, DDR3_CKE0, DDR3_ODT0, DDR3_RESEtN   |   |  |                            |                            |      |
| <b>BALL NUMBERS:</b> AB4, AA5, AC8, AA9, AA11, AB11, AC11, AC12, Y11, AE12, AD12, AD2, Y4, AC3, AC2, AE3, AA4, AD3, AB3, AA6, Y7, Y6, AC5, AB6, Y5, AC4, AB5, AB7, AB8, AC7, AA7, AA8, AC6, AE7, AD7, AA10, AE10, AD10, AC10, AC9, AB10, AB9, Y8, AD13, AA14, AB13, AD17, AC15, Y15, AC16, AA15, AB16, AE17, AC14, AB15, AC17, AB17, AB14, AA16, AA17, AA12, Y17, Y16, AC13, AE13, Y13, AB18, AA13, Y18 |   |  |                            |                            |      |
| V <sub>IH</sub>   | High-level input threshold                      | DVDD_DDR = 1.35V                             | DDR3_VREFSSTL + 0.09       |                            | V    |
| V <sub>IL</sub>   | Low-level input threshold                       | DVDD_DDR = 1.35V                             | DDR3_VREFSSTL – 0.09       |                            | V    |
| V <sub>CM</sub>   | Input common-mode voltage                       |  | VREFSSTL – 10%<br>DVDD_DDR | VREFSSTL + 10%<br>DVDD_DDR | V    |
| C <sub>PAD</sub>  | Pad capacitance (including package capacitance) |  |                            | 3.44                       | pF   |
| <b>BALL NAMES in MUXMODE 0 (DIFFERENTIAL SIGNALS) (DRIVER MODE) (SINGLE-ENDED RECEIVER MODE):</b><br>DDR3_DQS0_P, DDR3_DQS0_N, DDR3_DQS1_P, DDR3_DQS1_N, DDR3_DQS2_P, DDR3_DQS2_N, DDR3_DQS3_P, DDR3_DQS3_N, DDR3_CLKOUT_P0, DDR3_CLKOUT_N0, DDR3_CLKOUT_P1, DDR3_CLKOUT_N1   |   |  |                            |                            |      |
| <b>BALL NUMBERS:</b> AD1, AE2, AD4, AE4, AE6, AD6, AE9, AD9, AE15, AD15, AE16, AD16   |   |  |                            |                            |      |
| V <sub>OH</sub>   | High-level output threshold                     | I <sub>OH</sub> = 0.1 mA                     | 0.8 × DVDD_DDR             |                            | V    |
| V <sub>OL</sub>   | Low-level output threshold                      | I <sub>OL</sub> = 0.1 mA                     | 0.2 × DVDD_DDR             |                            | V    |
| C <sub>PAD</sub>  | Pad capacitance (including package capacitance) |  | 3.3                        | 3.35                       | 3.44 |
| Z <sub>O</sub>  | Output impedance (drive strength)               |  | 34                         |                            | Ω    |
|   |   |  | 50                         |                            | Ω    |
| <b>BALL NAMES in MUXMODE 0 (DIFFERENTIAL SIGNALS) (DIFFERENTIAL RECEIVER MODE):</b><br>DDR3_DQS0_P, DDR3_DQS0_N, DDR3_DQS1_P, DDR3_DQS1_N, DDR3_DQS2_P, DDR3_DQS2_N, DDR3_DQS3_P, DDR3_DQS3_N, DDR3_CLKOUT_P0, DDR3_CLKOUT_N0, DDR3_CLKOUT_P1, DDR3_CLKOUT_N1   |   |  |                            |                            |      |

**Table 5-3. HSTL DC Electrical Characteristics (continued)**over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER   | TEST CONDITIONS                                 | MIN              | TYP                        | MAX                        | UNIT |    |
|---|---|------------------|----------------------------|----------------------------|------|----|
| <b>BALL NUMBERS: AD1, AE2, AD4, AE4, AE6, AD6, AE9, AD9, AE15, AD15, AE16, AD16</b> |   |                  |                            |                            |      |    |
| V <sub>SWING</sub>  | Input voltage swing                             | DVDD_DDR = 1.35V |                            | DVDD_DDR + 0.4             | V    |    |
| V <sub>CM</sub>   | Input common-mode voltage                       |                  | VREFSSTL – 10%<br>DVDD_DDR | VREFSSTL + 10%<br>DVDD_DDR | V    |    |
| C <sub>PAD</sub>  | Pad capacitance (including package capacitance) |                  | 3.3                        | 3.35                       | 3.44 | pF |

(1) For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.**Table 5-4. I2C OPEN DRAIN DC Electrical Characteristics**over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER  | MIN   | TYP                         | MAX                        | UNIT |    |
|--|---|-----------------------------|----------------------------|------|----|
| <b>BALL NAMES in Mode 0:</b><br>I2C0_SCL, I2C0_SDA, I2C1_SCL, I2C1_SDA, I2C2_SCL, I2C2_SDA |   |                             |                            |      |    |
| <b>BALL NUMBERS: U5, W5, V6, W4, V5, V4</b>  |   |                             |                            |      |    |
| <b>(I<sup>2</sup>C STANDARD MODE – 3.3 V)</b>  |   |                             |                            |      |    |
| V <sub>IH</sub>  | Input high-level threshold  | 0.7 × VDDSD <sup>(2)</sup>  | VDDSD <sup>(2)</sup> + 0.5 | V    |    |
| V <sub>IL</sub>  | Input low-level threshold   | – 0.5                       | 0.3 × VDDSD <sup>(2)</sup> | V    |    |
| V <sub>HYS</sub>   | Hysteresis  | 0.05 × VDDSD <sup>(2)</sup> | —                          | V    |    |
| I <sub>IN</sub>  | Input current at each I/O pin with an input voltage between 0.1 × VDDSD and 0.9 × VDDSD   | – 10                        |                            | 10   | μA |
| I <sub>OZ</sub>  | I <sub>OZ</sub> (I <sub>PAD</sub> current) for BIDI cell. This current is contributed by the tristated driver leakage + input current of the RX + weak pullup or pulldown leakage. PAD is swept from 0 to VDDSD and the Max(I <sub>PAD</sub> ) is measured and is reported as I <sub>OZ</sub> . |                             |                            | 8    | μA |
| C <sub>IN</sub>  | Input capacitance   | —                           |                            | 10   | pF |
| C <sub>b</sub>   | Capacitive load for each bus line   |                             |                            | 400  | pF |
| V <sub>OL3</sub>   | Output low-level threshold open-drain at 3-mA sink current  | 0                           |                            | 0.4  | V  |
| I <sub>OLmin</sub>   | Low-level output current at V <sub>OL</sub> = 0.4 V   | 3                           |                            |      | mA |
| I <sub>OLmin</sub>   | Low-level output current at V <sub>OL</sub> = 0.6 V for full drive load (400 pF and 400 KHz)  | 6                           |                            |      | mA |
| t <sub>OF</sub>  | Output fall time from V <sub>IHmin</sub> to V <sub>ILmax</sub> with a bus capacitance CB from 10 pF to 400 pF   |                             |                            | 250  | ns |
| <b>(I<sup>2</sup>C FAST MODE – 3.3 V)</b>  |   |                             |                            |      |    |
| V <sub>IH</sub>  | Input high-level threshold  | 0.7 × VDDSD <sup>(2)</sup>  | VDDSD <sup>(2)</sup> + 0.5 | V    |    |
| V <sub>IL</sub>  | Input low-level threshold   | – 0.5                       | 0.3 × VDDSD <sup>(2)</sup> | V    |    |
| V <sub>HYS</sub>   | Hysteresis  | 0.05 × VDDSD <sup>(2)</sup> | —                          | V    |    |
| I <sub>IN</sub>  | Input current at each I/O pin with an input voltage between 0.1 × VDDSD and 0.9 × VDDSD   | – 10                        |                            | 10   | μA |
| I <sub>OZ</sub>  | I <sub>OZ</sub> (I <sub>PAD</sub> current) for BIDI cell. This current is contributed by the tristated driver leakage + input current of the RX + weak pullup or pulldown leakage. PAD is swept from 0 to VDDSD and the Max(I <sub>PAD</sub> ) is measured and is reported as I <sub>OZ</sub> . |                             |                            | 8    | μA |
| C <sub>IN</sub>  | Input capacitance   |                             |                            | 10   | pF |
| C <sub>b</sub>   | Capacitive load for each bus line   |                             |                            | 400  | pF |
| V <sub>OL3</sub>   | Output low-level threshold open-drain at 3-mA sink current  | 0                           |                            | 0.4  | V  |
| I <sub>OLmin</sub>   | Low-level output current at V <sub>OL</sub> = 0.4 V   | 3                           |                            |      | mA |
| I <sub>OLmin</sub>   | Low-level output current at V <sub>OL</sub> = 0.6 V for full drive load (400 pF and 400 KHz)  | 6                           |                            |      | mA |



**Table 5-4. I2C OPEN DRAIN DC Electrical Characteristics (continued)**

 over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER       |   | MIN           | TYP | MAX | UNIT |
|-----------------|---|---------------|-----|-----|------|
| t <sub>OF</sub> | Output fall time from V <sub>IHmin</sub> to V <sub>ILmax</sub> with a bus capacitance CB from 10 pF to 200 pF (proper external resistor value should be used as per I <sup>2</sup> C spec)  | 20 + 0.1 × CB |     | 250 | ns   |
|                 | Output fall time from V <sub>IHmin</sub> to V <sub>ILmax</sub> with a bus capacitance CB from 300 pF to 400 pF (proper external resistor value should be used as per I <sup>2</sup> C spec) | 40            |     | 290 |      |

- (1) For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.
- (2) VDD<sub>S</sub> in this table stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see [Table 4-1](#), POWER [11] column.

**Table 5-5. Analog OSC Buffers DC Electrical Characteristics**over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER  |                                | MIN                                    | TYP | MAX                                    | UNIT |
|--|--------------------------------|--|-----|--|------|
| <b>1.8-V MODE</b>  |                                |  |     |  |      |
| <b>BALL NAMES in Mode 0:</b><br>AUDOSC_IN, AUDOSC_OUT, SYSOSC_IN, SYSOSC_OUT |                                |  |     |  |      |
| <b>BALL NUMBERS:</b> C17, A17, AC19, AE19                                    |                                |  |     |  |      |
| V <sub>IH</sub>  | Input high-level threshold     | 0.65 × V <sub>DD5</sub> <sup>(2)</sup> |     |  | V    |
| V <sub>IL</sub>  | Input low-level threshold      |  |     | 0.35 × V <sub>DD5</sub> <sup>(2)</sup> | V    |
| C <sub>OSC</sub>   | Crystal Shunt capacitance      |  |     | 4                                      | pF   |
| C <sub>LC</sub>  | Load Capacitance               | 12                                     |     | 24                                     | pF   |
| T <sub>DC</sub>  | Output duty cycle on core port | 45                                     | 50  | 55                                     | %    |

(1) For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.

(2) V<sub>DD5</sub> in this table stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see [Table 4-1](#), POWER [11] column.

**Table 5-6. LVDS Buffers DC Electrical Characteristics**over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER  |   | MIN                   | TYP                                   | MAX                             | UNIT |
|--|---|-----------------------|---------------------------------------|---------------------------------|------|
| <b>1.8-V MODE</b>  |   |                       |                                       |                                 |      |
| <b>BALL NAMES in Mode 0:</b><br>SYSCLK_P, SYSCLK_N, DDR_CLK_N, DDR_CLK_P, CPTS_REFCLK_N, CPTS_REFCLK_P, OBSCLK_N, OBSCLK_P |   |                       |                                       |                                 |      |
| <b>BALL NUMBERS:</b> AD25, AC25, AD24, AE24, L21, K21, L1, K1  |   |                       |                                       |                                 |      |
| V <sub>IN</sub> (DC)   | Single-Ended Input Voltage                      | 0                     |                                       | V <sub>DD5</sub> <sup>(2)</sup> | V    |
| V <sub>CM</sub>  | Common mode input voltage                       | 0.1                   | V <sub>DD5</sub> <sup>(2)</sup> – 0.1 |                                 | V    |
| V <sub>IH</sub> , V <sub>IL</sub> (DC)   | Input decision threshold                        | V <sub>cm</sub> ± 100 |                                       |                                 | mV   |
| C <sub>PAD</sub>   | Pad capacitance (including package capacitance) |                       |                                       | 5                               | pF   |

(1) For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.

(2) V<sub>DD5</sub> in this table stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see [Table 4-1](#), POWER [11] column.

**Table 5-7. MLB LVDS Buffers DC Electrical Characteristics**over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER  |  | MIN                  | TYP | MAX | UNIT |
|--|--|----------------------|-----|-----|------|
| <b>1.8-V MODE</b>  |  |                      |     |     |      |
| <b>BALL NAMES in Mode 0:</b><br>MLBP_SIG_P, MLBP_SIG_N, MLBP_DAT_P, MLBP_DAT_N, MLBP_CLK_P, MLBP_CLK_N |  |                      |     |     |      |
| <b>BALL NUMBERS:</b> L24, M24, K23, K22, M23, L23  |  |                      |     |     |      |
| V <sub>IH</sub> , V <sub>IL</sub>  | Input decision threshold   | V <sub>cm</sub> ± 50 |     |     | mV   |
| V <sub>OD</sub>  | Differential output voltage (measured with 50 Ω resistor between positive and negative pads) | 300                  |     | 500 | mV   |
| V <sub>CM</sub>  | Common mode output voltage   | 1.0                  |     | 1.5 | V    |
| C <sub>PAD</sub>   | Pad capacitance (including package capacitance)  |                      |     | 5   | pF   |

(1) For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.

**Table 5-8. LVCMOS DC Electrical Characteristics**

over recommended operating conditions (unless otherwise noted) <sup>(1)</sup>

| PARAMETER                             |  | MIN                                    | TYP | MAX | UNIT  |
|---------------------------------------|--|--|-----|-----|-------|
| <b>1.8-V MODE</b>                     |  |  |     |     |       |
| <b>BALL NAMES:</b> ALL others         |  |  |     |     |       |
| <b>BALL NUMBERS:</b> ALL others       |  |  |     |     |       |
| V <sub>IH</sub>                       | Input high-level threshold   | 0.65 × V <sub>DD5</sub> <sup>(2)</sup> |     |     | V     |
| V <sub>IL</sub>                       | Input low-level threshold  | 0.35 × V <sub>DD5</sub> <sup>(2)</sup> |     |     | V     |
| V <sub>HYS</sub>                      | Input hysteresis voltage   | 228                                    | 260 |     | mV    |
| V <sub>OH</sub>                       | Output high-level threshold (I <sub>OH</sub> = - 2 mA)   | V <sub>DD5</sub> <sup>(2)</sup> - 0.45 |     |     | V     |
| V <sub>OL</sub>                       | Output low-level threshold (I <sub>OL</sub> = 2 mA)  | 0.45 <sup>(3)</sup>                    |     |     | V     |
| I <sub>DRIVE</sub>                    | Pin Drive strength at PAD Voltage = 0.45V or V <sub>DD5</sub> - 0.45V  | 7                                      |     |     | mA    |
| I <sub>IN</sub>                       | Input current at each I/O pin  |  |     |     | 3 μA  |
| I <sub>OZ</sub>                       | I <sub>OZ</sub> (I <sub>PAD</sub> current) for BIDI cell. This current is contributed by the tristated driver leakage + input current of the RX + weak pullup or pulldown leakage. PAD is swept from V <sub>SS</sub> to V <sub>DD5</sub> and the Max(I <sub>PAD</sub> ) is measured and is reported as I <sub>OZ</sub> . |  |     |     | 3 μA  |
| I <sub>IN</sub> with pulldown enabled | Input current at each I/O pin with weak pulldown enabled measured when PAD = V <sub>DD5</sub>  | 50                                     | 120 | 210 | μA    |
| I <sub>IN</sub> with pullup enabled   | Input current at each I/O pin with weak pullup enabled measured when PAD = V <sub>SS</sub>   | 60                                     | 120 | 200 | μA    |
| C <sub>PAD</sub>                      | Pad capacitance (including package capacitance)  |  |     |     | 4 pF  |
| Z <sub>O</sub>                        | Output impedance (drive strength)  | 40                                     |     |     | Ω     |
| <b>3.3-V MODE</b>                     |  |  |     |     |       |
| V <sub>IH</sub>                       | Input high-level threshold   | 2 <sup>(3)</sup>                       |     |     | V     |
| V <sub>IL</sub>                       | Input low-level threshold  | 0.8 <sup>(4)</sup>                     |     |     | V     |
| V <sub>HYS</sub>                      | Input hysteresis voltage   | 200                                    |     |     | mV    |
| V <sub>OH</sub>                       | Output high-level threshold (I <sub>OH</sub> = 100 μA)   | V <sub>DD5</sub> <sup>(2)</sup> - 0.2  |     |     | V     |
| V <sub>OL</sub>                       | Output low-level threshold (I <sub>OL</sub> = 100 μA)  | 0.2 <sup>(3)</sup>                     |     |     | V     |
| I <sub>DRIVE</sub>                    | Pin Drive strength at PAD Voltage = 0.45V or V <sub>DD5</sub> - 0.45V  | 6                                      |     |     | mA    |
| I <sub>IN</sub>                       | Input current at each I/O pin  |  |     |     | 10 μA |
| I <sub>OZ</sub>                       | I <sub>OZ</sub> (I <sub>PAD</sub> current) for BIDI cell. This current is contributed by the tristated driver leakage + input current of the RX + weak pullup or pulldown leakage. PAD is swept from V <sub>SS</sub> to V <sub>DD5</sub> and the Max(I <sub>PAD</sub> ) is measured and is reported as I <sub>OZ</sub> . |  |     |     | 10 μA |
| I <sub>WEAK PU/PD</sub>               | Weak Pull-Up/ Pull-Down Current (when PAD = V <sub>DD5</sub> for weak pull down and PAD = V <sub>SS</sub> for weak pullup)   | 100                                    |     |     | μA    |
| I <sub>LEAKAGE</sub>                  | Leakage Current(BIDI)  | 80                                     |     |     | μA    |
| I <sub>IN</sub> with pulldown enabled | Input current at each I/O pin with weak pulldown enabled measured when PAD = V <sub>DD5</sub>  | 50                                     | 120 | 210 | μA    |
| I <sub>IN</sub> with pullup enabled   | Input current at each I/O pin with weak pullup enabled measured when PAD = V <sub>SS</sub>   | 60                                     | 120 | 200 | μA    |
| C <sub>PAD</sub>                      | Pad capacitance (including package capacitance)  |  |     |     | 4 pF  |
| Z <sub>O</sub>                        | Output impedance (drive strength)  | 40                                     |     |     | 50 Ω  |

(1) For more information on the I/O cell configurations, see section *Pad Configuration Registers* in section *Control Module (BOOT\_CFG)* of chapter *Device Configuration* of the Device TRM.

(2) V<sub>DD5</sub> in this table stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see [Table 4-1, POWER \[11\]](#) column.

(3) Meets the 1.8V JEDEC specification.

(4) Meets the 3.3V JEDEC specification.

### 5.7.1 *USB0\_PHY and USB1\_PHY DC Electrical Characteristics*

---

#### **NOTE**

USB0 and USB1 Electrical Characteristics are compliant with Universal Serial Bus Revision 2.0 Specification dated April 27, 2000 including ECNs and Errata as applicable.

---

### 5.7.2 *SERDES/CML DC Electrical Characteristics*

---

#### **NOTE**

The PCIe interfaces are compliant with the electrical parameters specified in PCI Express® Base Specification Revision 2.0.

---

## 5.8 Thermal Resistance Characteristics for ZBB Package

This section provides the thermal resistance characteristics for the ZBB package used on this device.

For reliability and operability concerns, the maximum junction temperature of the Device has to be at or below the  $T_J$  value identified in [Section 5.4 Recommended Operating Conditions](#).

### NOTE

Power dissipation of 1.5 W and an ambient temperature of 85°C is assumed for ZBB package.

It is recommended to perform thermal simulations at the system level with the worst case device power consumption<sup>(3)</sup>.

| NO. | NAME               | DESCRIPTION             | °C/W <sup>(1)</sup> | AIR FLOW (m/s) <sup>(2)</sup> |
|-----|--------------------|-------------------------|---------------------|-------------------------------|
| T1  | $R_{\theta_{JC}}$  | Junction-to-case        | 6.3                 | N/A                           |
| T2  | $R_{\theta_{JB}}$  | Junction-to-board       | 7.1                 | N/A                           |
| T3  | $R_{\theta_{JA}}$  | Junction-to-free air    | 14.3                | 0.00                          |
| T4  | $R_{\theta_{JMA}}$ | Junction-to-moving air  | 11.4                | 1.00                          |
| T5  |                    |                         | 10.6                | 2.00                          |
| T6  |                    |                         | 10.1                | 1.00                          |
| T7  | $\Psi_{JT}$        | Junction-to-package top | 0.19                | 0.00                          |
| T8  |                    |                         | 0.31                | 1.00                          |
| T9  |                    |                         | 0.39                | 2.00                          |
| T10 |                    |                         | 0.5                 | 3.00                          |
| T11 | $\Psi_{JB}$        | Junction-to-board       | 6.29                | 0.00                          |
| T12 |                    |                         | 5.89                | 1.00                          |
| T13 |                    |                         | 5.81                | 2.00                          |
| T14 |                    |                         | 5.78                | 3.00                          |

(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [ $R_{\theta_{JC}}$ ] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

(2) m/s = meters per second.

(3) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, [SPRA953](#).

## 5.9 Timing and Switching Characteristics

The timing parameter symbols used in [Section 5.9](#) are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies have been abbreviated in [Table 5-9](#):

**Table 5-9. Timing Parameters Subscripts**

| SYMBOL | PARAMETER                              |
|--------|--|
| c      | Cycle time (period)                    |
| d      | Delay time                             |
| dis    | Disable time                           |
| en     | Enable time                            |
| h      | Hold time                              |
| su     | Setup time                             |
| START  | Start bit                              |
| t      | Transition time                        |
| v      | Valid time                             |
| w      | Pulse duration (width)                 |
| X      | Unknown, changing, or don't care level |
| F      | Fall time                              |
| H      | High                                   |
| L      | Low                                    |
| R      | Rise time                              |
| V      | Valid                                  |
| IV     | Invalid                                |
| AE     | Active Edge                            |
| FE     | First Edge                             |
| LE     | Last Edge                              |
| Z      | High impedance                         |

### 5.9.1 Power Supply Sequencing

This section describes the power-up sequence required to ensure proper device operation. The power supply names described in this section comprise a superset of a family of compatible devices. Some members of this family will not include a subset of these power supplies and their associated device modules. Refer to [Section 4.2, Pin Attributes](#) of the [Section 4, Terminal Configuration and Functions](#) to determine which power supplies are applicable.

Figure 5-1 describes the Power-Up Sequencing of the device.




Figure 5-1. Power-Up Sequencing

- (1) Power-up begins by powering up DVDD33 first.
- (2) PORn is asserted and held until all supplies are within their specified recommended operating range.
- (3) Oscillator Power-up time (approx. 1-2ms).
- (4) BOOTMODE pins are latched at rising edge of PORn (synchronously using SYSOSC\_IN / OUT or SYSCLK\_P / N).
- (5) RESETSTATn and BOOTCOMPLETE are outputs for informational purposes.
- (6) Oscillator stabilization time (approx. 2ms).
- (7) If externally sourced, must be present prior to PORn.

## 5.9.2 Reset Timing

### 5.9.2.1 Reset Electrical Data/Timing

For more details about features and additional description information on the subsystem multiplexing signals, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-10](#), [Table 5-11](#), [Figure 5-2](#), and [Figure 5-3](#) present the reset timing requirements and switching characteristics.

**Table 5-10. Reset Timing Requirements**


| NO.               | PARAMETER   | MIN                 | MAX | UNIT |
|-------------------|---|---------------------|-----|------|
| <b>PORn Pin</b>   |   |                     |     |      |
| RST1              | $t_w(\text{PORn})$ Pulse width - pulse width PORn low     | 500C <sup>(1)</sup> |     | ns   |
| <b>RESETn Pin</b> |   |                     |     |      |
| RST2              | $t_w(\text{RESETn})$ Pulse width - pulse width RESETn low | 500C <sup>(1)</sup> |     | ns   |

(1) C = 1/SYSCLK1 in ns. SYSCLK1 clock is sourced from the main PLL.


**Table 5-11. Reset Switching Characteristics**

| NO.               | PARAMETER   | MIN | MAX                   | UNIT |
|-------------------|---|-----|-----------------------|------|
| <b>PORn Pin</b>   |   |     |                       |      |
| RST3              | $t_d(\text{CVDD} - \text{PORn})$ Delay time - PORn high after CVDD/CVDD1 ramped         |     | 2                     | ms   |
| RST4              | $t_d(\text{PORn} - \text{RESETSTATn})$ Delay time - RESETSTATn high after PORn high     |     | 50000C <sup>(1)</sup> | ns   |
| <b>RESETn Pin</b> |   |     |                       |      |
| RST5              | $t_d(\text{RESETn} - \text{RESETSTATn})$ Delay time - RESETSTATn high after RESETn high |     | 50000C <sup>(1)</sup> | ns   |

(1) C = 1/SYSCLK1 in ns. SYSCLK1 clock is sourced from the main PLL.



**Figure 5-2. PORn Reset Timing**



**Figure 5-3. Soft/Hard Reset Timing**




Table 5-12 and Figure 5-4 present the boot configuration timing requirements.

**Table 5-12. Boot Configuration Timing Requirements**

| NO. | PARAMETER   | MIN                | MAX | UNIT |
|-----|---|--------------------|-----|------|
| BC1 | $t_{su}(\text{BOOTMODE-PORn})$ Setup time – BOOTMODE valid before PORn asserted | 12C <sup>(1)</sup> |     | ns   |
| BC2 | $t_{h}(\text{PORn-BOOTMODE})$ Hold time – BOOTMODE valid after PORn asserted    | 12C <sup>(1)</sup> |     | ns   |

(1) C = 1/SYSCLK1 in ns. SYSCLK1 clock is sourced from the main PLL.



**Figure 5-4. Boot Configuration Timing**


### 5.9.3 Clock Specifications

#### 5.9.3.1 Input Clocks / Oscillators

Various external clock inputs are needed to drive the device. Summary of these input clock signals are:

- SYSOSC\_IN / SYSOSC\_OUT - external main crystal interface pins connected to internal oscillator which sources reference clock for all the PLLs. When internal oscillator is bypassed, reference clock input must be provided on SYSOSC\_IN pin by an external clock source/generator.
- SYSCLK\_P / SYSCLK\_N - optional pins to provide reference clock input to the PLLs.
- DDR\_CLK\_P / DDR\_CLK\_N - optional clock input to DDR EMIF PLL.
- AUDOSC\_IN / AUDOSC\_OUT - optional audio crystal interface pins connected to secondary internal oscillator dedicated for Audio Applications. This clock feeds McASPs and McBSP.
- PCIE\_CLK\_P / PCIE\_CLK\_N - SERDES reference clock for PCIESS.
- USB0\_XO / USB1\_XO - optional USB0\_PHY / USB1\_PHY reference clock input.
- CPTS\_REFCLK\_P / CPTS\_REFCLK\_N - CPTS reference clock inputs.

Figure 5-5 shows the external input clock sources to peripherals.



SPRS932\_CLOCK\_01

**Figure 5-5. Input Clocks Interface**

The system clock may be sourced either from the SYSOSC\_\* pins or from an external source via the SYSCLK\_\* pins, selection is via SYSCLKSEL. For more information about SYSTEM OSC, see section *Clock Management* in chapter *Device Configuration* of the device TRM.

### 5.9.3.1.1 OSC0 External Crystal

An external crystal is connected to the device pins (SYSOSC\_IN and SYSOSC\_OUT). In that case the SYSCLK\_P and SYSCLK\_N pins are left unused.

Figure 5-6 describes the crystal implementation.




Figure 5-6. Crystal Implementation<sup>(1)</sup>

(1) Rd=0 Ω for no damping case.

**NOTE**

The load capacitors, Cf1 and Cf2 in Figure 5-6, should be chosen such that the below equation is satisfied. CL in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the SYSOSC\_IN and SYSOSC\_OUT pins.

$$C_L = \frac{C_{f1} C_{f2}}{(C_{f1} + C_{f2})}$$

Figure 5-7. Load capacitance equation

The crystal must be in the fundamental mode of operation and parallel resonant. [Table 5-13](#) summarizes the required electrical constraints.

**Table 5-13. OSC0 Crystal Circuit Requirements**


| NAME                     | DESCRIPTION   | MIN              | TYP                              | MAX | UNIT |          |
|--------------------------|---|------------------|----------------------------------|-----|------|----------|
| $f_c$                    | Parallel resonance crystal frequency  | 19.2, 24, 25, 26 |                                  |     | MHz  |          |
| $C_{f1}$                 | $C_{f1}$ load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$ | 12               |                                  |     | 24   | pF       |
| $C_{f2}$                 | $C_{f2}$ load capacitance for crystal parallel resonance with $C_{f1} = C_{f2}$ | 12               |                                  |     | 24   | pF       |
| $ESR(C_{f1}, C_{f2})$    | Crystal ESR   |                  |                                  |     | 100  | $\Omega$ |
| $C_O$                    | Crystal shunt capacitance   | ESR=30 $\Omega$  | 19.2 MHz, 24 MHz, 25 MHz, 26 MHz |     | TBD  | pF       |
|                          |   | ESR=50 $\Omega$  | 19.2 MHz, 24 MHz, 25 MHz         |     | TBD  | pF       |
|                          |   |                  | 26 MHz                           |     | TBD  | pF       |
|                          |   | ESR=65 $\Omega$  | 19.2 MHz, 24 MHz, 25 MHz         |     | TBD  | pF       |
|                          |   |                  | 26 MHz                           |     | TBD  | pF       |
| ESR=100 $\Omega$         | 19.2 MHz, 24 MHz, 25 MHz  |                  | TBD                              | pF  |      |          |
|                          | 26 MHz  |                  | TBD                              | pF  |      |          |
| $L_M$                    | Crystal motional inductance for $f_p = 24$ MHz                                  | TBD              |                                  |     | mH   |          |
| $C_M$                    | Crystal motional capacitance  | TBD              |                                  |     | fF   |          |
| $f_a(\text{SYSOSC\_IN})$ | Frequency accuracy <sup>(1)</sup> , SYSOSC_IN                                   | TBD              |                                  |     | ppm  |          |

(1) Frequency accuracy should include all components of frequency error - initial frequency tolerance, frequency stability across worst case environmental conditions, and frequency shifts due to aging.

When selecting a crystal, the system design must consider the temperature and aging characteristics of a crystal based on the worst case environment and life expectancy of the system.

### 5.9.3.1.2 External Single-ended Input Clock

A LVCMOS-Compatible Clock Input can be used instead of the internal oscillator to provide the reference clock source for all the PLLs. The external connections to support this are shown in [Figure 5-8](#). The SYSOSC\_IN pin is connected to the LVCMOS-Compatible clock source. The SYSOSC\_OUT pin is left unconnected. The SYSOSC\_OUT pin is left unconnected. The VSS\_OSC\_SYS pin is connected to board ground (VSS).



**Figure 5-8. LVCMOS-Compatible Clock Input**

[Table 5-14](#) summarizes the SYSOSC\_IN input clock electrical characteristics.

**Table 5-14. SYSOSC\_IN Input Clock Electrical Characteristics—Bypass Mode**

| NAME            | DESCRIPTION               | MIN              | TYP | MAX | UNIT |
|-----------------|---------------------------|------------------|-----|-----|------|
| f               | Frequency                 | 19.2, 24, 25, 26 |     |     | MHz  |
| C <sub>IN</sub> | Input capacitance         | TBD              | TBD | TBD | pF   |
| I <sub>IN</sub> | Input current (3.3V mode) | TBD              | TBD | TBD | μA   |

Table 5-15 details the SYSOSC\_IN input clock timing requirements.


**Table 5-15. SYSOSC\_IN Input Clock Timing Requirements**

| NAME | DESCRIPTION                |   | MIN              | TYP | MAX | UNIT |
|------|----------------------------|---|------------------|-----|-----|------|
| CK0  | f <sub>c</sub> (SYSOSC_IN) | Frequency, SYSOSC_IN                          | 19.2, 24, 25, 26 |     |     | MHz  |
| CK1  | t <sub>w</sub> (SYSOSC_IN) | Pulse duration, SYSOSC_IN low or high         | TBD              |     | TBD | ns   |
|      | t <sub>j</sub> (SYSOSC_IN) | Period jitter <sup>(1)</sup> , SYSOSC_IN      |                  |     | TBD | ns   |
|      | t <sub>R</sub> (SYSOSC_IN) | Rise time, SYSOSC_IN                          |                  |     | TBD | ns   |
|      | t <sub>F</sub> (SYSOSC_IN) | Fall time, SYSOSC_IN                          |                  |     | TBD | ns   |
|      | f <sub>a</sub> (SYSOSC_IN) | Frequency accuracy <sup>(2)</sup> , SYSOSC_IN |                  |     | TBD | ppm  |

(1) Period jitter is meant here as follows:

- The maximum value is the difference between the longest measured clock period and the expected clock period
- The minimum value is the difference between the shortest measured clock period and the expected clock period

(2) Crystal characteristics should account for tolerance+stability+aging.




SPRS932\_CLOCK\_07

**Figure 5-9. SYSOSC\_IN Input Clock**

**5.9.3.1.3 External Differential Input Clock**

The optional LVDS-compatible clock input can be used instead of the internal oscillator to provide the system LVDS clock. The external connections to support this are shown in Figure 5-10. The SYSCLK\_P and SYSCLK\_N pins are connected to the LVDS-compatible clock source. The SYSOSC\_IN and SYSOSC\_OUT pins are left unconnected.



SPRS932\_CLOCK\_04

**Figure 5-10. LVDS-Compatible Clock Input**

Table 5-16 summarizes the SYSCLK\_P/N input clock electrical characteristics.

**Table 5-16. SYSCLK\_P/N Input Clock Electrical Characteristics—Bypass Mode**

| NAME            | DESCRIPTION       | MIN | TYP              | MAX | UNIT |
|-----------------|-------------------|-----|------------------|-----|------|
| f               | Frequency         |     | 19.2, 24, 25, 26 |     | MHz  |
| C <sub>IN</sub> | Input capacitance | TBD | TBD              | TBD | pF   |
| I <sub>IN</sub> | Input current     | TBD | TBD              | TBD | μA   |

Table 5-17 details the SYSCLK\_P/N input clock requirements.


**Table 5-17. SYSCLK\_P/N Input Clock Requirements**

| NAME | DESCRIPTION                 |  | MIN                  | TYP              | MAX                   | UNIT |
|------|-----------------------------|--|----------------------|------------------|-----------------------|------|
| CK0  | f <sub>c</sub> (SYSCLK_P/N) | Frequency, SYSCLK_P/N                          |                      | 19.2, 24, 25, 26 |                       | MHz  |
| CK1  | t <sub>w</sub> (SYSCLK_P/N) | Pulse duration, SYSCLK_P/N low or high         | 0.48 ×<br>SYSCLK_P/N |                  | 0.52 ×<br>SYSCLK_P/N  | ns   |
|      | t <sub>j</sub> (SYSCLK_P/N) | Period jitter <sup>(1)</sup> , SYSCLK_P/N      |                      |                  | 0.015 ×<br>SYSCLK_P/N | ns   |
|      | t <sub>R</sub> (SYSCLK_P/N) | Rise time, SYSCLK_P/N                          |                      |                  | TBD                   | ns   |
|      | t <sub>F</sub> (SYSCLK_P/N) | Fall time, SYSCLK_P/N                          |                      |                  | TBD                   | ns   |
|      | f <sub>a</sub> (SYSCLK_P/N) | Frequency accuracy <sup>(2)</sup> , SYSCLK_P/N |                      |                  | TBD                   | ppm  |

(1) Period jitter is meant here as follows:

- The maximum value is the difference between the longest measured clock period and the expected clock period
- The minimum value is the difference between the shortest measured clock period and the expected clock period

(2) Frequency accuracy should include all components of frequency error - initial frequency tolerance, frequency stability across worst case environmental conditions, and frequency shifts due to aging.



SPRS932\_CLOCK\_05

**Figure 5-11. SYSCLK\_P/N Input Clock**

### 5.9.3.2 Output Clocks

The device provides several system clock outputs. Summary of these output clock outputs are as follows:

- **CLKOUT**
  - CLKOUT port provides an option to output 50 MHz or 25 MHz clock. This clock can be used as a reference clock for RMII or MII Ethernet companion devices.
- **SYSCLKOUT**
  - SYSCLK1 from the main PLL controller is divided by 6 and output as a LVCMOS clock source (SYSCLKOUT). This output can be used to test if the main chip clock is functioning or not. SYSCLKOUT cannot be used as a clock source for external devices on the board. This is for test and debug purpose only.

### 5.9.3.3 PLLs

Power is supplied to the PLL by internal regulators that derive power from the off-chip power-supply.

There are total seven Phase Locked Loops (PLLs) in the device:

- **MAIN\_PLL with PLL\_CONTROLLER:** (SoC, Peripherals) The Main PLL — which is used to drive the switch fabrics, accelerators, and a majority of the peripheral clocks — requires a PLL controller to manage the various clock divisions, gating, and synchronization.
- **ARM\_PLL:** The ARM PLL, which is used to drive the ARM.
- **DSS\_PLL:** (Display Subsystem) The DSS PLL, which is used to drive the DSS.
- **UART\_PLL:** (ICSS UART) The UART PLL, which is used to drive the UART in ICSS, QSPI, MMC/SD and USB.
- **ICSS\_PLL:** (ICSS PRUs) The ICSS PLL, which is used to drive the ICSS.
- **NSS/IEP\_PLL:** (NSS, ICSS) The NSS/IEP PLL, which is used to drive the NSS\_L and ICSS.
- **DDR\_PLL:** (DDR EMIF / DDR PHY) The DDR PLL is used to drive the DDR EMIF PHY for the DDR EMIF.

Most of the Device is driven by the output from the main PLL except the following items:

- ARM subsystem has its own dedicated PLL driven by the output of the SYSCLKSEL mux.
- DDR subsystem has its own dedicated PLL to drive DDR EMIF and DDR EMIF PHY.
- ICSS has clocks from several PLLs - UART\_PLL to generate constant 192 MHz clock, ICSS\_PLL to generate 225 MHz core clock and NSS/IEP\_PLL to generate 200 MHz ICSS core clock and 250 MHz Ethernet clocks.
- DSS has its own dedicated PLL, to generate Pixel Clock.
- PCIESS require separate ref clocks to drive SERDES PHYs.
- USB supports optional external ref clock input.

---

#### NOTE

For more information, see:

- *Device Configuration / Clock Management / PLLs* section
  - *Peripherals / Display Subsystem Overview* section of the device TRM.
- 

#### NOTE

The input reference clocks (SYSCLK\_P/N or SYSOSC\_IN/OUT) are specified and the lock time is guaranteed by the PLL controller, as documented in the *Device Configuration* chapter of the device TRM.

---

### 5.9.3.3.1 DDR\_PLL Settings

Table 5-18 lists the recommended and supported values to set up the DDR3-800 configurations.

**Table 5-18. DDR3-800 Configurations**

| Parameter   | Value    | Configuration Register              | Register Value |
|---|----------|-------------------------------------|----------------|
| <b>Configuration 1</b>  |          |                                     |                |
| Reference Clock Input   | 19.2 MHz | N/A                                 | N/A            |
| PLL Reference Divider   | 1        | BOOTCFG_DDR3A_PLL_CTL0[5-0] PLLD    | 0              |
| PLL Multiplier  | 167      | BOOTCFG_DDR3A_PLL_CTL0[18-6] PLLM   | 166            |
| PLL Output Divider  | 16       | BOOTCFG_DDR3A_PLL_CTL0[22-19] CLKOD | 15             |
| PHY PLL Frequency Select (In DDR3 Initialization)                         | N/A      | DDR_PHY_PLLCR[19-18] FRQSEL         | 0x3            |
| PHY PLL Charge Pump Proportional Current Control (In DDR3 Initialization) | N/A      | DDR_PHY_PLLCR[16-13] CPPC           | 0xE            |
| <b>Configuration 2</b>  |          |                                     |                |
| Reference Clock Input   | 24 MHz   | N/A                                 | N/A            |
| PLL Reference Divider   | 1        | BOOTCFG_DDR3A_PLL_CTL0[5-0] PLLD    | 0              |
| PLL Multiplier  | 133      | BOOTCFG_DDR3A_PLL_CTL0[18-6] PLLM   | 132            |
| PLL Output Divider  | 16       | BOOTCFG_DDR3A_PLL_CTL0[22-19] CLKOD | 15             |
| PHY PLL Frequency Select (In DDR3 Initialization)                         | N/A      | DDR_PHY_PLLCR[19-18] FRQSEL         | 0x3            |
| PHY PLL Charge Pump Proportional Current Control (In DDR3 Initialization) | N/A      | DDR_PHY_PLLCR[16-13] CPPC           | 0xE            |
| <b>Configuration 3</b>  |          |                                     |                |
| Reference Clock Input   | 25 MHz   | N/A                                 | N/A            |
| PLL Reference Divider   | 1        | BOOTCFG_DDR3A_PLL_CTL0[5-0] PLLD    | 0              |
| PLL Multiplier  | 128      | BOOTCFG_DDR3A_PLL_CTL0[18-6] PLLM   | 127            |
| PLL Output Divider  | 16       | BOOTCFG_DDR3A_PLL_CTL0[22-19] CLKOD | 15             |
| PHY PLL Frequency Select (In DDR3 Initialization)                         | N/A      | DDR_PHY_PLLCR[19-18] FRQSEL         | 0x3            |
| PHY PLL Charge Pump Proportional Current Control (In DDR3 Initialization) | N/A      | DDR_PHY_PLLCR[16-13] CPPC           | 0xE            |
| <b>Configuration 4</b>  |          |                                     |                |
| Reference Clock Input   | 26 MHz   | N/A                                 | N/A            |
| PLL Reference Divider   | 1        | BOOTCFG_DDR3A_PLL_CTL0[5-0] PLLD    | 0              |
| PLL Multiplier  | 123      | BOOTCFG_DDR3A_PLL_CTL0[18-6] PLLM   | 122            |
| PLL Output Divider  | 16       | BOOTCFG_DDR3A_PLL_CTL0[22-19] CLKOD | 15             |
| PHY PLL Frequency Select (In DDR3 Initialization)                         | N/A      | DDR_PHY_PLLCR[19-18] FRQSEL         | 0x3            |
| PHY PLL Charge Pump Proportional Current Control (In DDR3 Initialization) | N/A      | DDR_PHY_PLLCR[16-13] CPPC           | 0xE            |

### 5.9.3.3.2 DLL Characteristics

Table 5-19 summarizes the DLL characteristics of recommended operating conditions.

**Table 5-19. DLL Characteristics**

| NAME         | DESCRIPTION  | MIN | TYP | MAX | UNIT   |
|--------------|--|-----|-----|-----|--------|
| $f_{input}$  | Input clock frequency (EMIF_DLL_FCLK)                                    | TBD | TBD | TBD | MHz    |
| $t_{lock}$   | Lock time  | TBD | TBD | TBD | cycles |
| $t_{relock}$ | Relock time (a change of the DLL frequency implies that DLL must relock) | TBD | TBD | TBD | cycles |



### 5.9.3.4 System Clocks Operating Frequency Ranges

Table 5-20 lists the operating frequency ranges for the system clocks of the device.

**Table 5-20. System Clocks Operating Frequency Range**

| System Clocks <sup>(1)</sup> | Bypass Min (MHz) | Bypass Max (MHz) | Minimum Operating Frequency (MHz) |
|------------------------------|------------------|------------------|-----------------------------------|
| Main PLL                     | 19.2             | 26               | 400                               |
| ARM PLL                      | 19.2             | 26               | 200                               |
| DSS PLL <sup>(2)</sup>       | 19.2             | 26               | 74.25 <sup>(3)</sup>              |
| NSS/IEP PLL                  | 19.2             | 26               | 600                               |
| UART PLL                     | 19.2             | 26               | 384                               |
| ICSS PLL                     | 19.2             | 26               | 200                               |
| DDR PLL                      | 19.2             | 26               | 303                               |

(1) Supported input reference clock frequencies to the PLL are 19.2/24/25/26 MHz only.

(2) Interconnect clock on DSS is CPU/4. This will range from 100 MHz to 250 MHz.

(3) When Main PLL is configured to 400 MHz mode, DSS can only support a Max Pixel clock of 74.25 MHz. For lower resolution Displays the DSS clock can be lower than 74.25 MHz.

### 5.9.3.5 Device Inputs and Outputs Module Clocks Frequencies

Table 5-21 lists the clock inputs to the device.

**Table 5-21. Clock Inputs to the Device**

| Clock  | I/O Buffer Type           | Frequency (MHz) <sup>(2)</sup> |                   | Duty Cycle (%) | Jitter Requirements |  |
|--|---------------------------|--------------------------------|-------------------|----------------|---------------------|--|
|  |                           | Min                            | Max               |                | Min / Max           | Requirements (ps)                              |
| SYSOSC_IN /<br>SYSOSC_OUT                                | Internal HF<br>Oscillator | 19.2                           | 26                | 45/55          | 50                  | Peak-to-peak,<br>period                        |
| DDR_CLK_N /<br>DDR_CLK_P                                 | LVDS                      | 19.2                           | 26                | 45/55          | 100                 | Peak-to-peak,<br>period                        |
| CPTS_RFCLK_N /<br>CPTS_RFCLK_P                           | LVDS                      | 30.72                          | 307.2             | 45/55          | 100                 | Peak-to-peak,<br>period                        |
| SYSClk_N /<br>SYSClk_P                                   | LVDS                      | 19.2                           | 26                | 45/55          | 100                 | Peak-to-peak,<br>period                        |
| AUDOSC_IN /<br>AUDOSC_OUT                                | Internal HF<br>Oscillator | 11.2896                        | 49.152            | 45/55          | 100                 | Peak-to-peak,<br>period                        |
| PCIE_CLK_N<br>PCIE_CLK_P                                 | SERDES/CML                | 100                            |                   | 45/55          | 3.1                 | RMS Jitter from<br>1.5 - 200MHz <sup>(3)</sup> |
| USB0_XO /<br>USB1_XO                                     | USB_PHY <sup>(4)</sup>    | 9.6                            | 50                | 40/60          | 100                 | Peak-to-peak,<br>period                        |
| TCK  | LVC MOS                   | DC                             | 35                | 40/60          | N/A                 |  |
| RMII_REFCLK  | LVC MOS                   | 50                             | 50                | 40/60          | 50                  | Peak-to-peak,<br>period                        |
| RGMII_RXC  | LVC MOS                   | 2.5                            | 125               | 40/60          | 100                 | Peak-to-peak,<br>period                        |
| RGMII_TXC  | LVC MOS                   | 2.5                            | 125               | 40/60          | 100                 | Peak-to-peak,<br>period                        |
| MCASP <sub>x</sub> _AHCLKR<br>MCASP <sub>x</sub> _AHCLKX | LVC MOS                   | N/A                            | 50 <sup>(5)</sup> | 40/60          | 100                 | Peak-to-peak,<br>period                        |
| MCASP <sub>x</sub> _ACLKR<br>MCASP <sub>x</sub> _ACLKX   | LVC MOS                   | N/A                            | 50 <sup>(5)</sup> | 40/60          | 100                 | Peak-to-peak,<br>period                        |
| MCASP <sub>x</sub> _AFSR<br>MCASP <sub>x</sub> _AFSX     | LVC MOS                   | 0.008                          | 0.192             | Configurable   | N/A                 |  |
| MCBSP_CLKR<br>MCBSP_CLKX                                 | LVC MOS                   | N/A                            | 50 <sup>(6)</sup> | 40/60          | 100                 | Peak-to-peak,<br>period                        |

**Table 5-21. Clock Inputs to the Device (continued)**

| Clock                                  | I/O Buffer Type | Frequency (MHz) <sup>(2)</sup> |        | Duty Cycle (%) | Jitter Requirements |                                   |
|--|-----------------|--------------------------------|--------|----------------|---------------------|-----------------------------------|
|  |                 | Min                            | Max    | Min / Max      | Requirements (ps)   | Type and Condition <sup>(1)</sup> |
| MLB_CLK<br>(3-pin mode)                | LVC MOS         | 11.2896                        | 49.152 | 40/60          | 100                 | Peak-to-peak, period              |
| MLB_CLK_N<br>MLB_CLK_P<br>(6-pin mode) | LVC MOS         | 11.2896                        | 98.308 | 40/60          | 100                 | Peak-to-peak, period              |
| SPIx_CLK                               | LVC MOS         | N/A                            | 50     | 40/60          | 100                 | Peak-to-peak, period              |
| QSPI_RCLK                              | LVC MOS         | N/A                            | 96     | 40/60          | 100                 | Peak-to-peak, period              |
| I2Cx_SCL                               | LVC MOS         | N/A                            | 0.4    | 40/60          | N/A                 |                                   |

(1) Over 12 kHz to 20 MHz bandwidth unless otherwise noted.

(2) Frequency tolerance: +/- 100ppm, except for RMII\_REFCLK frequency tolerance is +/- 50ppm and USB\_CLK. USB\_CLK frequency tolerance is +/- 400ppm.

(3) After applying a filter function. See section *Peripheral Component Interconnect Express Subsystem (PCIe SS)* in chapter *Peripherals* of the device TRM for full refclk requirements.

(4) Jitter requirement for direct pin connection to the USB Oscillator pads.

(5) The minimum pulse width for McASP clocks is (Period/2 - [2.5ns]).

(6) The minimum pulse width for McBSP clocks is (Period/2 - [2.5ns]).

Table 5-22 lists the clock outputs from the device.

**Table 5-22. Clock Outputs from the Device**

| Clock                              | I/O Buffer Type | Frequency (MHz) <sup>(2)</sup> |        | Duty Cycle (%) | Jitter Requirements |                                   |
|------------------------------------|-----------------|--------------------------------|--------|----------------|---------------------|-----------------------------------|
|                                    |                 | Min                            | Max    | Min / Max      | Requirements (ps)   | Type and Condition <sup>(1)</sup> |
| DDR3_CLKOUT_Nx /<br>DDR3_CLKOUT_Px | HSTL            | 303                            | 400    | 45/55          | 100                 | Peak-to-peak, period              |
| SYSCLKOUT <sup>(3)</sup>           | LVC MOS         |                                | 166.67 | 40/60          | 100                 | Peak-to-peak, period              |
| RGMIITXC                           | LVC MOS         | 2.5                            | 125    | 40/60          | 100                 | Peak-to-peak, period              |
| MDIO_CLK                           | LVC MOS         | 2.5                            |        | 40/60          | 100                 | Peak-to-peak, period              |
| MCASPx_AHCLKR<br>MCASPx_AHCLKX     | LVC MOS         |                                | 50     | 40/60          | 100                 | Peak-to-peak, period              |
| MCASPx_ACLKR<br>McASPx_ACLKX       | LVC MOS         |                                | 50     | 40/60          | 100                 | Peak-to-peak, period              |
| MCASPx_AFSR<br>MCASPx_AFSX         | LVC MOS         | 0.008                          | 0.192  | Configurable   | N/A                 |                                   |
| MCBSP_CLKR<br>MCBSP_CLKX           | LVC MOS         |                                | 50     | 40/60          | 100                 | Peak-to-peak, period              |
| MMC0_CLK<br>MMC1_CLK               | LVC MOS         |                                | 96     | 40/60          | 100                 | Peak-to-peak, period              |
| SPIx_CLK                           | LVC MOS         |                                | 50     | 40/60          | 100                 | Peak-to-peak, period              |
| QSPI_CLK                           | LVC MOS         |                                | 96     | 40/60          | 100                 | Peak-to-peak, period              |
| I2Cx_SCL                           | LVC MOS         |                                | 0.4    | 40/60          | N/A                 |                                   |
| GPMC_CLK                           | LVC MOS         |                                | 100    | 40/60          | N/A                 |                                   |
| DSS_PCLK                           | LVC MOS         | N/A                            | 150    | 40/60          | N/A                 |                                   |
| CLKOUT                             | LVC MOS         | 25                             | 50     | 40/60          |                     |                                   |

- (1) Over 12 kHz to 20 MHz bandwidth unless otherwise noted.
- (2) Frequency tolerance: +/- 100ppm.
- (3) SYSCLKOUT cannot be used as a clock source for external devices on the board. This is for test and debug purpose only.

### 5.9.3.6 Recommended Clock and Control Signal Transition Behavior

All clocks and strobe signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner. Monotonic transitions are more easily ensured with faster switching signals. Slower input transitions are more susceptible to glitches due to noise, and special care must be taken for slow input clocks.

### 5.9.3.7 Interface Clock Specifications

#### 5.9.3.7.1 Interface Clock Terminology

The interface clock is used at the system level to sequence the data and to control transfers accordingly with the interface protocol.

#### 5.9.3.7.2 Interface Clock Frequency

The two interface clock characteristics are:

- The maximum clock frequency
- The maximum operating frequency

The interface clock frequency documented here is the maximum clock frequency, which corresponds to the maximum frequency programmable on this output clock. This frequency defines the maximum limit supported by the Device IC and does not take into account any system consideration (PCB, peripherals).

The system designer must take into account these system considerations and the Device IC timing characteristics to properly define the maximum operating frequency that corresponds to the maximum frequency supported to transfer the data on this interface.

## 5.9.4 Peripherals

### 5.9.4.1 DCAN

For more details about features and additional description information on the device Controller Area Network Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-23](#), [Table 5-24](#), and [Figure 5-12](#) present timing requirements and switching characteristics for DCANx Interface.

**Table 5-23. Timing Requirements for DCANx Receive**


| NO.  |                         |                                  | MIN           | MAX           | UNIT |
|------|-------------------------|----------------------------------|---------------|---------------|------|
|      | $f_{\text{baud(baud)}}$ | Maximum programmable baud rate   |               | 1             | Mbps |
| CAN1 | $t_{\text{w(RX)}}$      | Pulse duration, receive data bit | $H - 2^{(1)}$ | $H + 2^{(1)}$ | ns   |

(1) H = period of baud rate, 1/programmed baud rate.

**Table 5-24. Switching Characteristics Over Recommended Operating Conditions for DCANx Transmit**

| NO.  | PARAMETER               |                                   | MIN           | MAX           | UNIT |
|------|-------------------------|-----------------------------------|---------------|---------------|------|
|      | $f_{\text{baud(baud)}}$ | Maximum programmable baud rate    |               | 1             | Mbps |
| CAN2 | $t_{\text{w(TX)}}$      | Pulse duration, transmit data bit | $H - 2^{(1)}$ | $H + 2^{(1)}$ | ns   |

(1) H = period of baud rate, 1/programmed baud rate.



**Figure 5-12. DCANx Timings**

For more information, see section *Dual Controller Area Network (DCAN) Interface* in chapter *Peripherals* of the device TRM.

### 5.9.4.2 DSS

For more details about features and additional description information on the device Display Subsystem – Video Output Ports, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-25](#) and [Figure 5-13](#) assume testing over the recommended operating conditions and electrical characteristic conditions.


**Table 5-25. DPI Video Output Switching Characteristics**

| NO. | PARAMETER                |  | MIN                   | MAX  | UNIT |
|-----|--------------------------|--|-----------------------|------|------|
| D1  | $t_{\text{c(clk)}}$      | Cycle time, output pixel clock DSS_PCLK  | 6.67                  |      | ns   |
| D2  | $t_{\text{w(clkL)}}$     | Pulse duration, output pixel clock DSS_PCLK low  | $P^{(1)} \times 0.45$ |      | ns   |
| D3  | $t_{\text{w(clkH)}}$     | Pulse duration, output pixel clock DSS_PCLK high                                       | $P^{(1)} \times 0.45$ |      | ns   |
| D4  | $t_{\text{t(clk)}}$      | Transition time, output pixel clock DSS_PCLK (10%-90%)                                 | TBD                   | TBD  | ns   |
| D5  | $t_{\text{d(clk-ctlV)}}$ | Delay time, output pixel clock DSS_PCLK transition to output data DSS_DATA[23:0] valid | -1.39                 | 1.15 | ns   |

Table 5-25. DPI Video Output Switching Characteristics (continued)

| NO. | PARAMETER   | MIN   | MAX  | UNIT |
|-----|---|-------|------|------|
| D6  | $t_{d(\text{clk-dv})}$ Delay time, output pixel clock DSS_PCLK transition to output control signals DSS_VSYNC, DSS_HSYNC, DSS_DE, and DSS_FID valid | -1.39 | 1.15 | ns   |

(1) P = output DSS\_PCLK period in ns.



- (1) The configuration of assertion of the data can be programmed on the falling or rising edge of the pixel clock.
- (2) The polarity and the pulse width of DSS\_HSYNC and DSS\_VSYNC are programmable, refer to section *Display Subsystem (DSS)* in chapter *Peripherals* of the device TRM.
- (3) The DSS\_PCLK frequency can be configured, refer to section *Display Subsystem* in chapter *Peripherals* of the device TRM.

Figure 5-13. DPI Video Output <sup>(1)(2)(3)</sup>

### 5.9.4.3 DDR EMIF

For more details about features and additional description information on the device DDR3L Memory Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

The device has a dedicated interface to DDR3L SDRAM. It supports JEDEC JESD79-3F and JESD79-3-1 standards compliant DDR3L SDRAM devices with the following features:

- 16-bit or 32-bit data path to external SDRAM memory
- Memory device capacity: Up to 4 GB address space available over one chip select

### 5.9.4.4 EMAC

For more details about features and additional description information on the device Gigabit Ethernet MAC, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

ADVANCE INFORMATION

### 5.9.4.4.1 EMAC MDIO Interface Timings


Table 5-26, Table 5-27, and Figure 5-14 present timing requirements for MDIO.

**Table 5-26. Timing Requirements for MDIO Input**

| NO.   | PARAMETER           |  | MIN | MAX | UNIT |
|-------|---------------------|--|-----|-----|------|
| MDIO1 | $t_{su}(MDIO\_MDC)$ | Setup time, MDIO_DATA valid before MDIO_CLK high | 90  |     | ns   |
| MDIO2 | $t_h(MDIO\_MDC)$    | Hold time, MDIO_DATA valid after MDIO_CLK high   | 0   |     | ns   |

**Table 5-27. Switching Characteristics Over Recommended Operating Conditions for MDIO Output**

| NO.   | PARAMETER        |  | MIN | MAX | UNIT |
|-------|------------------|--|-----|-----|------|
| MDIO3 | $t_c(MDC)$       | Cycle time, MDIO_CLK                         | 400 |     | ns   |
| MDIO4 | $t_w(MDCH)$      | Pulse Duration, MDIO_CLK high                | 160 |     | ns   |
| MDIO5 | $t_w(MDCL)$      | Pulse Duration, MDIO_CLK low                 | 160 |     | ns   |
| MDIO6 | $t_t(MDC)$       | Transition time, MDIO_CLK                    |     | 5   | ns   |
| MDIO7 | $t_d(MDC\_MDIO)$ | Delay time, MDIO_CLK High to MDIO_DATA valid | 10  | 390 | ns   |




**Figure 5-14. EMAC MDIO Diagrams receive and transmit**

### 5.9.4.4.2 EMAC MII Timings

Table 5-28 and Figure 5-15 present timing requirements for MII in receive operation.

**Table 5-28. Timing Requirements for MII\_RXCLK—MII Operation**

| NO.  | PARAMETER     |                                | SPEED    | MIN    | MAX    | UNIT |
|------|---------------|--------------------------------|----------|--------|--------|------|
| MII1 | $t_c(RXCLK)$  | Cycle time, MII_RXCLK          | 10 Mbps  | 399.96 | 400.04 | ns   |
|      |               |                                | 100 Mbps | 39.996 | 40.004 | ns   |
| MII2 | $t_w(RXCLKH)$ | Pulse duration, MII_RXCLK high | 10 Mbps  | 140    | 260    | ns   |
|      |               |                                | 100 Mbps | 14     | 26     | ns   |
| MII3 | $t_w(RXCLKL)$ | Pulse duration, MII_RXCLK low  | 10 Mbps  | 140    | 260    | ns   |
|      |               |                                | 100 Mbps | 14     | 26     | ns   |
| MII4 | $t_t(RXCLK)$  | Transition time, MII_RXCLK     | 10 Mbps  |        | 5      | ns   |
|      |               |                                | 100 Mbps |        | 5      | ns   |




EMAC\_MII\_01

Figure 5-15. Clock Timing (EMAC Receive)—MII operation

Table 5-29 and Figure 5-16 present timing requirements for MII in transmit operation.

Table 5-29. Timing Requirements for MII\_TXCLK—MII Operation

| NO.  | PARAMETER            |                                | SPEED    | MIN    | MAX    | UNIT |
|------|----------------------|--------------------------------|----------|--------|--------|------|
| MII1 | $t_c(\text{TXCLK})$  | Cycle time, MII_TXCLK          | 10 Mbps  | 399.96 | 400.04 | ns   |
|      |                      |                                | 100 Mbps | 39.996 | 40.004 | ns   |
| MII2 | $t_w(\text{TXCLKH})$ | Pulse duration, MII_TXCLK high | 10 Mbps  | 140    | 260    | ns   |
|      |                      |                                | 100 Mbps | 14     | 26     | ns   |
| MII3 | $t_w(\text{TXCLKL})$ | Pulse duration, MII_TXCLK low  | 10 Mbps  | 140    | 260    | ns   |
|      |                      |                                | 100 Mbps | 14     | 26     | ns   |
| MII4 | $t_t(\text{TXCLK})$  | Transition time, MII_TXCLK     | 10 Mbps  |        | 5      | ns   |
|      |                      |                                | 100 Mbps |        | 5      | ns   |



EMAC\_MII\_02

Figure 5-16. Clock Timing (EMAC Transmit)—MII operation

Table 5-30 and Figure 5-17 present timing requirements for EMAC MII Receive 10 Mbps and 100 Mbps.

Table 5-30. Timing Requirements for EMAC MII Receive 10 Mbps and 100 Mbps

| NO.  | PARAMETER                   |   | MIN | MAX | UNIT |
|------|-----------------------------|---|-----|-----|------|
| MII5 | $t_{su}(\text{RXD-RXCLK})$  | Setup time, receive selected signals valid before MII_RXCLK | 8   |     | ns   |
|      | $t_{su}(\text{RXDV-RXCLK})$ |   |     |     |      |
|      | $t_{su}(\text{RXER-RXCLK})$ |   |     |     |      |
| MII6 | $t_h(\text{RXCLK-RXD})$     | Hold time, receive selected signals valid after MII_RXCLK   | 8   |     | ns   |
|      | $t_h(\text{RXCLK-RXDV})$    |   |     |     |      |
|      | $t_h(\text{RXCLK-RXER})$    |   |     |     |      |

ADVANCE INFORMATION




Figure 5-17. EMAC Receive Interface Timing MII operation

Table 5-31 and Figure 5-18 present timing requirements for EMAC MII Transmit 10 Mbps and 100 Mbps.

Table 5-31. Switching Characteristics Over Recommended Operating Conditions for EMAC MII Transmit 10 Mbps and 100 Mbps

| NO.  | PARAMETER                |  | SPEED    | MIN | MAX | UNIT |
|------|--------------------------|--|----------|-----|-----|------|
| MII7 | $t_d(\text{TXCLK-TXD})$  | Delay time, MII_TXCLK to transmit selected signals valid | 10 Mbps  | 5   | 25  | ns   |
|      | $t_d(\text{TXCLK-TXEN})$ |  | 100 Mbps | 5   | 25  | ns   |




Figure 5-18. EMAC Transmit Interface Timing MII operation

5.9.4.4.3 EMAC RMII Timings

Table 5-32, Table 5-33, and Figure 5-19 present timing requirements for EMAC RMII receive.

Table 5-32. Timing Requirements for EMAC RMII\_REFCLK—RMII Operation


| NO.   | PARAMETER             |                                  | MIN    | MAX    | UNIT |
|-------|-----------------------|----------------------------------|--------|--------|------|
| RMII1 | $t_c(\text{REFCLK})$  | Cycle time, RMII_REFCLK          | 19.999 | 20.001 | ns   |
| RMII2 | $t_w(\text{REFCLKH})$ | Pulse duration, RMII_REFCLK high | 7      | 13     | ns   |
| RMII3 | $t_w(\text{REFCLKL})$ | Pulse duration, RMII_REFCLK low  | 7      | 13     | ns   |
| RMII4 | $t_t(\text{REFCLK})$  | Transition time, RMII_REFCLK     |        | 5      | ns   |

Table 5-33. Timing Requirements for EMAC RMII Receive

| NO.   | PARAMETER                      |   | MIN | MAX | UNIT |
|-------|--------------------------------|---|-----|-----|------|
| RMII5 | $t_{su}(\text{RXD-REFCLK})$    | Setup time, receive selected signals valid before RMII_REFCLK | 4   |     | ns   |
|       | $t_{su}(\text{CRS_DV-REFCLK})$ |   |     |     |      |
|       | $t_{su}(\text{RXER-REFCLK})$   |   |     |     |      |
| RMII6 | $t_h(\text{REFCLK-RXD})$       | Hold time, receive selected signals valid after RMII_REFCLK   | 2   |     | ns   |
|       | $t_h(\text{REFCLK-CRS_DV})$    |   |     |     |      |
|       | $t_h(\text{REFCLK-RXER})$      |   |     |     |      |

ADVANCE INFORMATION





EMAC\_RMII\_01

Figure 5-19. EMAC Receive Interface Timing RMII operation


Table 5-34, Table 5-34, and Figure 5-20 present switching characteristics for EMAC RMII Transmit 10 Mbps and 100 Mbps.

Table 5-34. Switching Characteristics Over Recommended Operating Conditions for EMAC RMI1\_REFCLK –RMII Operation

| NO.   | PARAMETER             |                                  | MIN    | MAX    | UNIT |
|-------|-----------------------|----------------------------------|--------|--------|------|
| RMI17 | $t_c(\text{REFCLK})$  | Cycle time, RMI1_REFCLK          | 19.999 | 20.001 | ns   |
| RMI18 | $t_w(\text{REFCLKH})$ | Pulse duration, RMI1_REFCLK high | 7      | 13     | ns   |
| RMI19 | $t_w(\text{REFCLKL})$ | Pulse duration, RMI1_REFCLK low  | 7      | 13     | ns   |
| RMI10 | $t_t(\text{REFCLK})$  | Transition time, RMI1_REFCLK     |        | 5      | ns   |

Table 5-35. Switching Characteristics Over Recommended Operating Conditions for EMAC RMII Transmit 10 Mbps and 100 Mbps

| NO.   | PARAMETER                 |   | MIN | MAX | UNIT |
|-------|---------------------------|---|-----|-----|------|
| RMI11 | $t_d(\text{REFCLK-TXD})$  | Delay time, RMI1_REFCLK high to selected transmit signals valid | 2   | 13  | ns   |
|       | $t_d(\text{REFCLK-TXEN})$ |   |     |     |      |
| RMI12 | $t_r(\text{TXD})$         | Rise time, TXD outputs  | 1   | 5   | ns   |
|       | $t_r(\text{TXEN})$        | Rise time, TXEN output  |     |     |      |
| RMI13 | $t_f(\text{TXD})$         | Fall time, TXD outputs  | 1   | 5   | ns   |
|       | $t_f(\text{TXEN})$        | Fall time, TXEN output  |     |     |      |



EMAC\_RMII\_02

Figure 5-20. EMAC Transmit Interface Timing RMII Operation

5.9.4.4.4 EMAC RGMII Timings

Table 5-36, Table 5-37, and Figure 5-21 present timing requirements for receive RGMII operation.


ADVANCE INFORMATION

**Table 5-36. Timing Requirements for RGMII\_RXC—RGMII Operation**

| NO.    | PARAMETER     |                                | SPEED     | MIN | MAX  | UNIT |
|--------|---------------|--------------------------------|-----------|-----|------|------|
| RGMII1 | $t_{c(RXC)}$  | Cycle time, RGMII_RXC          | 10 Mbps   | 360 | 440  | ns   |
|        |               |                                | 100 Mbps  | 36  | 44   | ns   |
|        |               |                                | 1000 Mbps | 7.2 | 8.8  | ns   |
| RGMII2 | $t_{w(RXCH)}$ | Pulse duration, RGMII_RXC high | 10 Mbps   | 160 | 240  | ns   |
|        |               |                                | 100 Mbps  | 16  | 24   | ns   |
|        |               |                                | 1000 Mbps | 3.6 | 4.4  | ns   |
| RGMII3 | $t_{w(RXCL)}$ | Pulse duration, RGMII_RXC low  | 10 Mbps   | 160 | 240  | ns   |
|        |               |                                | 100 Mbps  | 16  | 24   | ns   |
|        |               |                                | 1000 Mbps | 3.6 | 4.4  | ns   |
| RGMII4 | $t_t(RXC)$    | Transition time, RGMII_RXC     | 10 Mbps   |     | 0.75 | ns   |
|        |               |                                | 100 Mbps  |     | 0.75 | ns   |
|        |               |                                | 1000 Mbps |     | 0.75 | ns   |

**Table 5-37. Timing Requirements for EMAC RGMII Input Receive for 10 Mbps, 100 Mbps, and 1000 Mbps**

| NO.    | PARAMETER         |  | MIN | MAX | UNIT |
|--------|-------------------|--|-----|-----|------|
| RGMII5 | $t_{su(RXD-RXC)}$ | Setup time, receive selected signals valid before RGMII_RXC high and low | 1   |     | ns   |
| RGMII6 | $t_h(RXC-RXD)$    | Hold time, receive selected signals valid after RGMII_RXC high and low   | 1   |     | ns   |



- A. RGMII\_RXC must be externally delayed relative to the data and control pins.
- B. Data and control information is received using both edges of the clocks. RGMII\_RXD[3:0] carries data bits 3-0 on the rising edge of RGMII\_RXC and data bits 7-4 on the falling edge of RGMII\_RXC. Similarly, RGMII\_RXCTL carries RXDV on rising edge of RGMII\_RXC and RXERR on falling edge of RGMII\_RXC.

**Figure 5-21. EMAC Receive Interface Timing, RGMII operation**


Table 5-38, Table 5-39, and Figure 5-23 present switching characteristics for transmit - RGMII for 10 Mbps, 100 Mbps, and 1000 Mbps.

**Table 5-38. Switching Characteristics Over Recommended Operating Conditions for Transmit - RGMII operation for 10 Mbps, 100 Mbps, and 1000 Mbps**

| NO.    | PARAMETER    |                       | SPEED     | MIN | MAX | UNIT |
|--------|--------------|-----------------------|-----------|-----|-----|------|
| RGMII1 | $t_{c(TXC)}$ | Cycle time, RGMII_TXC | 10 Mbps   | 360 | 440 | ns   |
|        |              |                       | 100 Mbps  | 36  | 44  | ns   |
|        |              |                       | 1000 Mbps | 7.2 | 8.8 | ns   |

**Table 5-38. Switching Characteristics Over Recommended Operating Conditions for Transmit - RGMII operation for 10 Mbps, 100 Mbps, and 1000 Mbps (continued)**

| NO.    | PARAMETER     |                                | SPEED     | MIN | MAX  | UNIT |
|--------|---------------|--------------------------------|-----------|-----|------|------|
| RGMII2 | $t_{w(TXCH)}$ | Pulse duration, RGMII_TXC high | 10 Mbps   | 160 | 240  | ns   |
|        |               |                                | 100 Mbps  | 16  | 24   | ns   |
|        |               |                                | 1000 Mbps | 3.6 | 4.4  | ns   |
| RGMII3 | $t_{w(TXCL)}$ | Pulse duration, RGMII_TXC low  | 10 Mbps   | 160 | 240  | ns   |
|        |               |                                | 100 Mbps  | 16  | 24   | ns   |
|        |               |                                | 1000 Mbps | 3.6 | 4.4  | ns   |
| RGMII4 | $t_t(TXC)$    | Transition time, RGMII_TXC     | 10 Mbps   |     | 0.75 | ns   |
|        |               |                                | 100 Mbps  |     | 0.75 | ns   |
|        |               |                                | 1000 Mbps |     | 0.75 | ns   |




**Figure 5-22. RGMII\_TXC Timing - RGMII Mode**

**Table 5-39. Switching Characteristics Over Recommended Operating Conditions for EMAC RGMII Transmit - RGMII\_TXD[3:0], and RGMII\_TXCTL - RGMII Mode <sup>(1)</sup>**

| NO.    | PARAMETER        |                          | MIN   | MAX  | UNIT |
|--------|------------------|--------------------------|-------|------|------|
| RGMII5 | $t_d(TXD-TXC)$   | Delay time, TXD to TXC   | -0.35 | 0.65 | ns   |
| RGMII6 | $t_d(TXCTL-TXC)$ | Delay time, TXCTL to TXC | -0.35 | 0.65 | ns   |
| RGMII7 | $t_t(TXD)$       | Transition time, TXD     |       | 0.75 | ns   |
| RGMII8 | $t_t(TXCTL)$     | Transition time, TXCTL   |       | 0.75 | ns   |

(1) PCB traces for RGMII\_TXD[3:0] and RGMII\_TXCTL should insert an additional 150ps of delay relative to the PCB trace delay of RGMII\_TXC. This provides the expected output timing as defined by the RGMII specification for a transmitter not operating in RGMII-ID timing mode. Timing analysis should be performed on this interface using actual timing requirements/characteristics of the attached RGMII PHY. In some cases, additional PCB delays may be required to provide proper timing margins.



- A. RGMII\_TXC must be externally delayed relative to the data and control pins.
- B. Data and control information is received using both edges of the clocks. RGMII\_TXD[3:0] carries data bits 3-0 on the rising edge of RGMII\_TXC and data bits 7-4 on the falling edge of RGMII\_TXC. Similarly, RGMII\_TXCTL carries TXDV on rising edge of RGMII\_TXC and RTXERR on falling edge of RGMII\_TXC.

**Figure 5-23. EMAC Transmit Interface Timing RGMII Mode**


**Table 5-40. Switching Characteristics Over Recommended Operating Conditions for EMAC RGMII Transmit - RGMII\_TXD[3:0], and RGMII\_TXCTL - RGMII ID Mode <sup>(1)</sup>**

| NO.    | PARAMETER        |                          | MIN                             | MAX                             | UNIT |
|--------|------------------|--------------------------|---------------------------------|---------------------------------|------|
| RGMII5 | $t_d(TXD-TXC)$   | Delay time, TXD to TXC   | $(0.25 \times t_c(TXC)) - 0.24$ | $(0.25 \times t_c(TXC)) + 0.60$ | ns   |
| RGMII6 | $t_d(TXCTL-TXC)$ | Delay time, TXCTL to TXC | $(0.25 \times t_c(TXC)) - 0.24$ | $(0.25 \times t_c(TXC)) + 0.60$ | ns   |

**Table 5-40. Switching Characteristics Over Recommended Operating Conditions for EMAC RGMII Transmit - RGMII\_TXD[3:0], and RGMII\_TXCTL - RGMII ID Mode<sup>(1)</sup> (continued)**

| NO.    | PARAMETER           |                        | MIN | MAX  | UNIT |
|--------|---------------------|------------------------|-----|------|------|
| RGMII7 | $t_t(\text{TXD})$   | Transition time, TXD   |     | 0.75 |      |
| RGMII8 | $t_t(\text{TXCTL})$ | Transition time, TXCTL |     | 0.75 |      |

(1) PCB traces for RGMII\_TXD[3:0] and RGMII\_TXCTL should insert an additional 150ps of delay relative to the PCB trace delay of RGMII\_TXC. This provides the expected output timing as defined by the RGMII specification for a transmitter operating in RGMII-ID timing mode. Timing analysis should be performed on this interface using actual timing requirements/characteristics of the attached RGMII PHY. In some cases, additional PCB delays may be required to provide proper timing margins.



- A. RGMII\_TXC must be externally delayed relative to the data and control pins.  
 B. Data and control information is received using both edges of the clocks. RGMII\_TXD[3:0] carries data bits 3-0 on the rising edge of RGMII\_TXC and data bits 7-4 on the falling edge of RGMII\_TXC. Similarly, RGMII\_TXCTL carries TXDV on rising edge of RGMII\_TXC and TXERR on falling edge of RGMII\_TXC.

**Figure 5-24. EMAC Transmit Interface Timing - RGMII ID Mode**

For more information, see section *Networking Subsystem (NSS)* in chapter *Peripherals* of the device TRM.

#### 5.9.4.5 GPMC

For more details about features and additional description information on the device General-Purpose Memory Controller, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

##### 5.9.4.5.1 GPMC and NOR Flash—Synchronous Mode

[Table 5-42](#) and [Table 5-43](#) assume testing over the recommended operating conditions and electrical characteristic conditions shown in [Table 5-41](#) (see [Figure 5-25](#) through [Figure 5-29](#)).

**Table 5-41. GPMC and NOR Flash Timing Conditions—Synchronous Mode**

| PARAMETER               |                         | MIN | TYP | MAX                | UNIT |
|-------------------------|-------------------------|-----|-----|--------------------|------|
| <b>Input Conditions</b> |                         |     |     |                    |      |
| $t_R$                   | Input signal rise time  | 0.9 |     | 2.8 <sup>(1)</sup> | ns   |
| $t_F$                   | Input signal fall time  | 0.9 |     | 2.8 <sup>(1)</sup> | ns   |
| <b>Output Condition</b> |                         |     |     |                    |      |
| $C_{LOAD}$              | Output load capacitance | 5   |     | 20                 | pF   |

(1) Max  $t_R$  &  $t_F$  = 25% of clock period when GPMC\_CLK = 88.67 MHz.

**Table 5-42. GPMC and NOR Flash Timing Requirements—Synchronous Mode**

| NO. | PARAMETER                   |  | MIN | MAX | UNIT |
|-----|-----------------------------|--|-----|-----|------|
| F12 | $t_{su}(dV-clkH)$           | Setup time, input data GPMC_AD[15:0] valid before output clock GPMC_CLK high               | 3.5 |     | ns   |
| F13 | $t_h(\text{clkH-dV})$       | Hold time, input data GPMC_AD[15:0] valid after output clock GPMC_CLK high                 | 2.5 |     | ns   |
| F21 | $t_{su}(\text{waitV-clkH})$ | Setup time, input wait GPMC_WAIT[x] <sup>(1)</sup> valid before output clock GPMC_CLK high | 3.5 |     | ns   |

**Table 5-42. GPMC and NOR Flash Timing Requirements—Synchronous Mode (continued)**

| NO. | PARAMETER                  |  | MIN | MAX | UNIT |
|-----|----------------------------|--|-----|-----|------|
| F22 | $t_{h(\text{clkH-waitV})}$ | Hold time, input wait GPMC_WAIT[x] <sup>(1)</sup> valid after output clock GPMC_CLK high | 2.5 |     | ns   |

(1) In GPMC\_WAIT[x], x is equal to 0 or 1.

**Table 5-43. GPMC and NOR Flash Switching Characteristics—Synchronous Mode<sup>(2)</sup>**

| NO. | PARAMETER                     |  | MIN                     | MAX                     | UNIT |
|-----|-------------------------------|--|-------------------------|-------------------------|------|
| F0  | $1 / t_{c(\text{clk})}$       | Frequency <sup>(18)</sup> , output clock GPMC_CLK  |                         | 100                     | MHz  |
| F1  | $t_{w(\text{clkH})}$          | Typical pulse duration, output clock GPMC_CLK high   | 0.5P <sup>(15)</sup>    | 0.5P <sup>(15)</sup>    | ns   |
| F1  | $t_{w(\text{clkL})}$          | Typical pulse duration, output clock GPMC_CLK low  | 0.5P <sup>(15)</sup>    | 0.5P <sup>(15)</sup>    | ns   |
|     | $t_{dc(\text{clk})}$          | Duty cycle error, output clock GPMC_CLK  | -500                    | 500                     | ps   |
|     | $t_{j(\text{clk})}$           | Jitter standard deviation <sup>(19)</sup> , output clock GPMC_CLK  |                         | 33.33                   | ps   |
|     | $t_{R(\text{clk})}$           | Rise time, output clock GPMC_CLK   |                         | 2                       | ns   |
|     | $t_{F(\text{clk})}$           | Fall time, output clock GPMC_CLK   |                         | 2                       | ns   |
|     | $t_{R(\text{do})}$            | Rise time, output data GPMC_AD[15:0]   |                         | 2                       | ns   |
|     | $t_{F(\text{do})}$            | Fall time, output data GPMC_AD[15:0]   |                         | 2                       | ns   |
| F2  | $t_{d(\text{clkH-csnV})}$     | Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CSn[x] <sup>(14)</sup> transition   | F <sup>(6)</sup> - 2.2  | F <sup>(6)</sup> + 4.5  | ns   |
| F3  | $t_{d(\text{clkH-csnIV})}$    | Delay time, output clock GPMC_CLK rising edge to output chip select GPMC_CSn[x] <sup>(14)</sup> invalid  | E <sup>(5)</sup> - 2.2  | E <sup>(5)</sup> + 4.5  | ns   |
| F4  | $t_{d(\text{aV-clk})}$        | Delay time, output address GPMC_A[27:1] valid to output clock GPMC_CLK first edge  | B <sup>(2)</sup> - 4.5  | B <sup>(2)</sup> + 3.1  | ns   |
| F5  | $t_{d(\text{clkH-aIV})}$      | Delay time, output clock GPMC_CLK rising edge to output address GPMC_A[27:1] invalid   | -2.3                    | 4.5                     | ns   |
| F6  | $t_{d(\text{be[x]nV-clk})}$   | Delay time, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n valid to output clock GPMC_CLK first edge                    | B <sup>(2)</sup> - 1.9  | B <sup>(2)</sup> + 2.3  | ns   |
| F7  | $t_{d(\text{clkH-be[x]nIV})}$ | Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n invalid <sup>(11)</sup> | D <sup>(4)</sup> - 2.3  | D <sup>(4)</sup> + 1.9  | ns   |
| F7  | $t_{d(\text{clkL-be[x]nIV})}$ | Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid <sup>(12)</sup>  | D <sup>(4)</sup> - 2.3  | D <sup>(4)</sup> + 1.9  | ns   |
| F7  | $t_{d(\text{clkL-be[x]nIV})}$ | Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n invalid <sup>(13)</sup>  | D <sup>(4)</sup> - 2.3  | D <sup>(4)</sup> + 1.9  | ns   |
| F8  | $t_{d(\text{clkH-advn})}$     | Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE transition  | G <sup>(7)</sup> - 2.3  | G <sup>(7)</sup> + 4.5  | ns   |
| F9  | $t_{d(\text{clkH-advnIV})}$   | Delay time, output clock GPMC_CLK rising edge to output address valid and address latch enable GPMC_ADVn_ALE invalid   | D <sup>(4)</sup> - 2.3  | D <sup>(4)</sup> + 4.5  | ns   |
| F10 | $t_{d(\text{clkH-oen})}$      | Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn transition   | H <sup>(8)</sup> - 2.3  | H <sup>(8)</sup> + 3.5  | ns   |
| F11 | $t_{d(\text{clkH-oenIV})}$    | Delay time, output clock GPMC_CLK rising edge to output enable GPMC_OEn_REn invalid  | H <sup>(8)</sup> - 2.3  | H <sup>(8)</sup> + 3.5  | ns   |
| F14 | $t_{d(\text{clkH-wen})}$      | Delay time, output clock GPMC_CLK rising edge to output write enable GPMC_WEn transition   | I <sup>(9)</sup> - 2.3  | I <sup>(9)</sup> + 4.5  | ns   |
| F15 | $t_{d(\text{clkH-do})}$       | Delay time, output clock GPMC_CLK rising edge to output data GPMC_AD[15:0] transition <sup>(11)</sup>  | J <sup>(10)</sup> - 2.3 | J <sup>(10)</sup> + 2.7 | ns   |
| F15 | $t_{d(\text{clkL-do})}$       | Delay time, GPMC_CLK falling edge to GPMC_AD[15:0] data bus transition <sup>(12)</sup>   | J <sup>(10)</sup> - 2.3 | J <sup>(10)</sup> + 2.7 | ns   |
| F15 | $t_{d(\text{clkL-do})}$       | Delay time, GPMC_CLK falling edge to GPMC_AD[15:0] data bus transition <sup>(13)</sup>   | J <sup>(10)</sup> - 2.3 | J <sup>(10)</sup> + 2.7 | ns   |
| F17 | $t_{d(\text{clkH-be[x]n})}$   | Delay time, output clock GPMC_CLK rising edge to output lower byte enable and command latch enable GPMC_BE0n_CLE transition <sup>(11)</sup>                                  | J <sup>(10)</sup> - 2.3 | J <sup>(10)</sup> + 1.9 | ns   |

**Table 5-43. GPMC and NOR Flash Switching Characteristics—Synchronous Mode<sup>(2)</sup> (continued)**

| NO. | PARAMETER                   |   | MIN              | MAX               | UNIT |
|-----|-----------------------------|---|------------------|-------------------|------|
| F17 | $t_{d(\text{clkL-be[x]n})}$ | Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition <sup>(12)</sup>                                | $J^{(10)} - 2.3$ | $J^{(10)} + 1.9$  | ns   |
| F17 | $t_{d(\text{clkL-be[x]n})}$ | Delay time, GPMC_CLK falling edge to GPMC_BE0n_CLE, GPMC_BE1n transition <sup>(13)</sup>                                | $J^{(10)} - 2.3$ | $J^{(10)} + 1.9$  | ns   |
| F18 | $t_{w(\text{csnV})}$        | Pulse duration, output chip select GPMC_CSn[x] <sup>(14)</sup><br>low   | Read             | A <sup>(1)</sup>  | ns   |
|     |                             |   | Write            | A <sup>(1)</sup>  | ns   |
| F19 | $t_{w(\text{be[x]nV})}$     | Pulse duration, output lower byte enable and command latch enable GPMC_BE0n_CLE, output upper byte enable GPMC_BE1n low | Read             | C <sup>(3)</sup>  | ns   |
|     |                             |   | Write            | C <sup>(3)</sup>  | ns   |
| F20 | $t_{w(\text{advnV})}$       | Pulse duration, output address valid and address latch enable GPMC_ADVn_ALE low   | Read             | K <sup>(16)</sup> | ns   |
|     |                             |   | Write            | K <sup>(16)</sup> | ns   |

(1) For single read:  $A = (\text{CSRdOffTime} - \text{CSOnTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst read:  $A = (\text{CSRdOffTime} - \text{CSOnTime} + (n - 1) \times \text{PageBurstAccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst write:  $A = (\text{CSWrOffTime} - \text{CSOnTime} + (n - 1) \times \text{PageBurstAccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 With n being the page burst access number.

(2)  $B = \text{ClkActivationTime} \times \text{GPMC\_FCLK}^{(17)}$

(3) For single read:  $C = \text{RdCycleTime} \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst read:  $C = (\text{RdCycleTime} + (n - 1) \times \text{PageBurstAccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst write:  $C = (\text{WrCycleTime} + (n - 1) \times \text{PageBurstAccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 With n being the page burst access number.

(4) For single read:  $D = (\text{RdCycleTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst read:  $D = (\text{RdCycleTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst write:  $D = (\text{WrCycleTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$

(5) For single read:  $E = (\text{CSRdOffTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst read:  $E = (\text{CSRdOffTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
 For burst write:  $E = (\text{CSWrOffTime} - \text{AccessTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$

(6) For csn falling edge (CS activated):

- Case GpmcFCLKDivider = 0:
  - $F = 0.5 \times \text{CSExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $F = 0.5 \times \text{CSExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are even)
  - $F = (1 + 0.5 \times \text{CSExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $F = 0.5 \times \text{CSExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((CSOnTime - ClkActivationTime) is a multiple of 3)
  - $F = (1 + 0.5 \times \text{CSExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((CSOnTime - ClkActivationTime - 1) is a multiple of 3)
  - $F = (2 + 0.5 \times \text{CSExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((CSOnTime - ClkActivationTime - 2) is a multiple of 3)

(7) For ADV falling edge (ADV activated):

- Case GpmcFCLKDivider = 0:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are even)
  - $G = (1 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVOnTime - ClkActivationTime) is a multiple of 3)
  - $G = (1 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVOnTime - ClkActivationTime - 1) is a multiple of 3)
  - $G = (2 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVOnTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- Case GpmcFCLKDivider = 0:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and ADVrOffTime are odd) or (ClkActivationTime and ADVrOffTime are even)
  - $G = (1 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVrOffTime - ClkActivationTime) is a multiple of 3)
  - $G = (1 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVrOffTime - ClkActivationTime - 1) is a multiple of 3)
  - $G = (2 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVrOffTime - ClkActivationTime - 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Writing mode:

- Case GpmcFCLKDivider = 0:

- $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
  - $G = (1 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $G = 0.5 \times \text{ADVExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVWrOffTime - ClkActivationTime) is a multiple of 3)
  - $G = (1 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVWrOffTime - ClkActivationTime - 1) is a multiple of 3)
  - $G = (2 + 0.5 \times \text{ADVExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((ADVWrOffTime - ClkActivationTime - 2) is a multiple of 3)

(8) For OE falling edge (OE activated) and IO DIR rising edge (Data Bus input direction):

- Case GpmcFCLKDivider = 0:
  - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are even)
  - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((OEOnTime - ClkActivationTime) is a multiple of 3)
  - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((OEOnTime - ClkActivationTime - 1) is a multiple of 3)
  - $H = (2 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((OEOnTime - ClkActivationTime - 2) is a multiple of 3)

For OE rising edge (OE deactivated):

- Case GpmcFCLKDivider = 0:
  - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are even)
  - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $H = 0.5 \times \text{OEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((OEOffTime - ClkActivationTime) is a multiple of 3)
  - $H = (1 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((OEOffTime - ClkActivationTime - 1) is a multiple of 3)
  - $H = (2 + 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((OEOffTime - ClkActivationTime - 2) is a multiple of 3)

(9) For WE falling edge (WE activated):

- Case GpmcFCLKDivider = 0:
  - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are even)
  - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((WEOnTime - ClkActivationTime) is a multiple of 3)
  - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((WEOnTime - ClkActivationTime - 1) is a multiple of 3)
  - $I = (2 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((WEOnTime - ClkActivationTime - 2) is a multiple of 3)

For WE rising edge (WE deactivated):

- Case GpmcFCLKDivider = 0:
  - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$
- Case GpmcFCLKDivider = 1:
  - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are even)
  - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  otherwise
- Case GpmcFCLKDivider = 2:
  - $I = 0.5 \times \text{WEEExtraDelay} \times \text{GPMC\_FCLK}^{(17)}$  if ((WEOffTime - ClkActivationTime) is a multiple of 3)
  - $I = (1 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((WEOffTime - ClkActivationTime - 1) is a multiple of 3)
  - $I = (2 + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK}^{(17)}$  if ((WEOffTime - ClkActivationTime - 2) is a multiple of 3)

(10)  $J = \text{GPMC\_FCLK}^{(17)}$

(11) First transfer only for CLK DIV 1 mode.

(12) Half cycle; for all data after initial transfer for CLK DIV 1 mode.

(13) Half cycle of GPMC\_CLK\_OUT; for all data for modes other than CLK DIV 1 mode. GPMC\_CLK\_OUT divide down from GPMC\_FCLK.

(14) In GPMC\_CS<sub>n</sub>[x], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.


(15) P = GPMC\_CLK period in ns

(16) For read:  $K = (\text{ADVRdOffTime} - \text{ADVOnTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$   
For write:  $K = (\text{ADVWrOffTime} - \text{ADVOnTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(17)}$

(17) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.

(18) Related to the GPMC\_CLK output clock maximum and minimum frequencies programmable in the GPMC module by setting the GPMC\_CONFIG1\_CS<sub>x</sub> configuration register bit field GpmcFCLKDivider.


(19) The jitter probability density can be approximated by a Gaussian function.



- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3.
- B. In GPMC\_WAIT[x], x is equal to 0 or 1.


**Figure 5-25. GPMC and NOR Flash—Synchronous Single Read—(GpmcFCLKDivider = 0)**





- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3.
- B. In GPMC\_WAIT[x], x is equal to 0 or 1.


**Figure 5-26. GPMC and NOR Flash—Synchronous Burst Read—4x16-bit (GpmcFCLKDivider = 0)**



- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3.
- B. In GPMC\_WAIT[x], x is equal to 0 or 1.


**Figure 5-27. GPMC and NOR Flash—Synchronous Burst Write—(GpmcFCLKDivider > 0)**

ADVANCE INFORMATION



- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3.
- B. In GPMC\_WAIT[x], x is equal to 0 or 1.

**Figure 5-28. GPMC and Multiplexed NOR Flash—Synchronous Burst Read**



- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3.
- B. In GPMC\_WAIT[x], x is equal to 0 or 1.

**Figure 5-29. GPMC and Multiplexed NOR Flash—Synchronous Burst Write**

### 5.9.4.5.2 GPMC and NOR Flash—Asynchronous Mode

Table 5-44 and Table 5-45 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-30 through Figure 5-35).

**Table 5-44. GPMC and NOR Flash Internal Timing Parameters—Asynchronous Mode<sup>(1)(2)</sup>**

| NO. |  | MIN | MAX | UNIT |
|-----|--|-----|-----|------|
| F11 | Delay time, output data GPMC_AD[15:0] generation from internal functional clock GPMC_FCLK <sup>(3)</sup>   |     | 6.5 | ns   |
| F12 | Delay time, input data GPMC_AD[15:0] capture from internal functional clock GPMC_FCLK <sup>(3)</sup>   |     | 4   | ns   |
| F13 | Delay time, output chip select GPMC_CSn[x] generation from internal functional clock GPMC_FCLK <sup>(3)</sup>  |     | 6.5 | ns   |
| F14 | Delay time, output address GPMC_A[27:1] generation from internal functional clock GPMC_FCLK <sup>(3)</sup>   |     | 6.5 | ns   |
| F15 | Delay time, output address GPMC_A[27:1] valid from internal functional clock GPMC_FCLK <sup>(3)</sup>  |     | 6.5 | ns   |
| F16 | Delay time, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n generation from internal functional clock GPMC_FCLK <sup>(3)</sup> |     | 6.5 | ns   |
| F17 | Delay time, output enable GPMC_OEn_REn generation from internal functional clock GPMC_FCLK <sup>(3)</sup>  |     | 6.5 | ns   |
| F18 | Delay time, output write enable GPMC_WEn generation from internal functional clock GPMC_FCLK <sup>(3)</sup>  |     | 6.5 | ns   |
| F19 | Skew, internal functional clock GPMC_FCLK <sup>(3)</sup>   |     | 100 | ps   |

(1) The internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.

(2) Internal parameters are referred to the GPMC functional internal clock which is not provided externally.

(3) GPMC\_FCLK is general-purpose memory controller internal functional clock.

**Table 5-45. GPMC and NOR Flash Timing Requirements—Asynchronous Mode**

| NO.                 | PARAMETER            |                                       | MIN | MAX              | UNIT |
|---------------------|----------------------|---------------------------------------|-----|------------------|------|
| FA5 <sup>(1)</sup>  | $t_{acc(d)}$         | Data access time                      |     | H <sup>(5)</sup> | ns   |
| FA20 <sup>(2)</sup> | $t_{acc1-pgmode(d)}$ | Page mode successive data access time |     | P <sup>(4)</sup> | ns   |
| FA21 <sup>(3)</sup> | $t_{acc2-pgmode(d)}$ | Page mode first data access time      |     | H <sup>(5)</sup> | ns   |

- (1) The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active functional clock edge. FA5 value must be stored inside the AccessTime register bit field.
- (2) The FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.
- (3) The FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data is internally sampled by active functional clock edge. FA21 value must be stored inside the AccessTime register bit field.
- (4)  $P = \text{PageBurstAccessTime} \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(6)}$
- (5)  $H = \text{AccessTime} \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK}^{(6)}$
- (6) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.


**Table 5-46. GPMC and NOR Flash Switching Characteristics—Asynchronous Mode**

| NO.  | PARAMETER             |  | MIN   | MAX  | UNIT |
|------|-----------------------|--|-------|--|------|
|      | $t_{R(d)}$            | Rise time, output data GPMC_AD[15:0]   |       | 2  | ns   |
|      | $t_{F(d)}$            | Fall time, output data GPMC_AD[15:0]   |       | 2  | ns   |
| FA0  | $t_{w(be[x]nV)}$      | Pulse duration, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid time   |       | N <sup>(12)</sup>                                  | ns   |
|      |                       |  | Read  | N <sup>(12)</sup>                                  |      |
|      |                       |  | Write | N <sup>(12)</sup>                                  |      |
| FA1  | $t_{w(csnV)}$         | Pulse duration, output chip select GPMC_CS[x] <sup>(13)</sup> low  |       | A <sup>(1)</sup>                                   | ns   |
|      |                       |  | Read  | A <sup>(1)</sup>                                   |      |
|      |                       |  | Write | A <sup>(1)</sup>                                   |      |
| FA3  | $t_{d(csnV-advnV)}$   | Delay time, output chip select GPMC_CS[x] <sup>(13)</sup> valid to output address valid and address latch enable GPMC_ADVn_ALE invalid                                       |       | B <sup>(2)</sup> - 0.2    B <sup>(2)</sup> + 2.0   | ns   |
|      |                       |  | Read  | B <sup>(2)</sup> - 0.2    B <sup>(2)</sup> + 2.0   |      |
|      |                       |  | Write | B <sup>(2)</sup> - 0.2    B <sup>(2)</sup> + 2.0   |      |
| FA4  | $t_{d(csnV-oenV)}$    | Delay time, output chip select GPMC_CS[x] <sup>(13)</sup> valid to output enable GPMC_OEn_REn invalid (Single read)  |       | C <sup>(3)</sup> - 0.2    C <sup>(3)</sup> + 2.0   | ns   |
| FA9  | $t_{d(aV-csnV)}$      | Delay time, output address GPMC_A[27:1] valid to output chip select GPMC_CS[x] <sup>(13)</sup> valid   |       | J <sup>(9)</sup> - 0.2    J <sup>(9)</sup> + 2.0   | ns   |
| FA10 | $t_{d(be[x]nV-csnV)}$ | Delay time, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid to output chip select GPMC_CS[x] <sup>(13)</sup> valid |       | J <sup>(9)</sup> - 0.2    J <sup>(9)</sup> + 2.0   | ns   |
| FA12 | $t_{d(csnV-advnV)}$   | Delay time, output chip select GPMC_CS[x] <sup>(13)</sup> valid to output address valid and address latch enable GPMC_ADVn_ALE valid   |       | K <sup>(10)</sup> - 0.2    K <sup>(10)</sup> + 2.0 | ns   |
| FA13 | $t_{d(csnV-oenV)}$    | Delay time, output chip select GPMC_CS[x] <sup>(13)</sup> valid to output enable GPMC_OEn_REn valid  |       | L <sup>(11)</sup> - 0.2    L <sup>(11)</sup> + 2.0 | ns   |
| FA16 | $t_{w(alV)}$          | Pulse duration output address GPMC_A[26:1] invalid between 2 successive read and write accesses  |       | G <sup>(7)</sup>                                   | ns   |
| FA18 | $t_{d(csnV-oenV)}$    | Delay time, output chip select GPMC_CS[x] <sup>(13)</sup> valid to output enable GPMC_OEn_REn invalid (Burst read)   |       | I <sup>(8)</sup> - 0.2    I <sup>(8)</sup> + 2.0   | ns   |
| FA20 | $t_{w(aV)}$           | Pulse duration, output address GPMC_A[27:1] valid - 2nd, 3rd, and 4th accesses   |       | D <sup>(4)</sup>                                   | ns   |
| FA25 | $t_{d(csnV-wenV)}$    | Delay time, output chip select GPMC_CS[x] <sup>(13)</sup> valid to output write enable GPMC_WEn valid  |       | E <sup>(5)</sup> - 0.2    E <sup>(5)</sup> + 2.0   | ns   |
| FA27 | $t_{d(csnV-wenV)}$    | Delay time, output chip select GPMC_CS[x] <sup>(13)</sup> valid to output write enable GPMC_WEn invalid  |       | F <sup>(6)</sup> - 0.2    F <sup>(6)</sup> + 2.0   | ns   |
| FA28 | $t_{d(wenV-dV)}$      | Delay time, output write enable GPMC_WEn valid to output data GPMC_AD[15:0] valid  |       | 2.8  | ns   |

**Table 5-46. GPMC and NOR Flash Switching Characteristics—Asynchronous Mode (continued)**


| NO.  | PARAMETER         |   | MIN             | MAX             | UNIT |
|------|-------------------|---|-----------------|-----------------|------|
| FA29 | $t_{d(dV-csnV)}$  | Delay time, output data GPMC_AD[15:0] valid to output chip select GPMC_CSn[x] <sup>(13)</sup> valid | $J^{(9)} - 0.2$ | $J^{(9)} + 2.8$ | ns   |
| FA37 | $t_{d(oenV-alV)}$ | Delay time, output enable GPMC_OEn_REn valid to output address GPMC_AD[15:0] phase end              |                 | 2.8             | ns   |

- (1) For single read:  $A = (CSRdOffTime - CSOnTime) \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$   
 For single write:  $A = (CSWrOffTime - CSOnTime) \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$   
 For burst read:  $A = (CSRdOffTime - CSOnTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$   
 For burst write:  $A = (CSWrOffTime - CSOnTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$   
 with n being the page burst access number
- (2) For reading:  $B = ((ADVrdOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$   
 For writing:  $B = ((ADVwrOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$
- (3)  $C = ((OEOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$
- (4)  $D = PageBurstAccessTime \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$
- (5)  $E = ((WEOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$
- (6)  $F = ((WEOffTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$
- (7)  $G = Cycle2CycleDelay \times GPMC\_FCLK^{(14)}$
- (8)  $I = ((OEOffTime + (n - 1) \times PageBurstAccessTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$
- (9)  $J = (CSOnTime \times (TimeParaGranularity + 1) + 0.5 \times CSEExtraDelay) \times GPMC\_FCLK^{(14)}$
- (10)  $K = ((ADVOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$
- (11)  $L = ((OEOnTime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$
- (12) For single read:  $N = RdCycleTime \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$   
 For single write:  $N = WrCycleTime \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$   
 For burst read:  $N = (RdCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$   
 For burst write:  $N = (WrCycleTime + (n - 1) \times PageBurstAccessTime) \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$
- (13) In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3.
- (14) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.



- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.


**Figure 5-30. GPMC and NOR Flash—Asynchronous Read—Single Word**



- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.


**Figure 5-31. GPMC and NOR Flash—Asynchronous Read—32-Bit**






- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.
- B. FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.
- C. FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bits field.
- D. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.

**Figure 5-32. GPMC and NOR Flash—Asynchronous Read—Page Mode 4x16-Bit**



A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.


**Figure 5-33. GPMC and NOR Flash—Asynchronous Write—Single Word**



- A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.
- B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
- C. GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.

**Figure 5-34. GPMC and Multiplexed NOR Flash—Asynchronous Read—Single Word**

ADVANCE INFORMATION



A. In GPMC\_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.

**Figure 5-35. GPMC and Multiplexed NOR Flash—Asynchronous Write—Single Word**

### 5.9.4.5.3 GPMC and NAND Flash—Asynchronous Mode

Table 5-47 and Table 5-48 assume testing over the recommended operating conditions and electrical characteristic conditions below (see Figure 5-36 through Figure 5-39).

**Table 5-47. GPMC and NAND Flash Internal Timing Parameters—Asynchronous Mode<sup>(1)(2)</sup>**

| NO.   |   | MIN | MAX | UNIT |
|-------|---|-----|-----|------|
| GNFI1 | Delay time, output data GPMC_AD[15:0] generation from internal functional clock GPMC_FCLK <sup>(3)</sup>  |     | 6.5 | ns   |
| GNFI2 | Delay time, input data GPMC_AD[15:0] capture from internal functional clock GPMC_FCLK <sup>(3)</sup>  |     | 4.0 | ns   |
| GNFI3 | Delay time, output chip select GPMC_CS <sub>n</sub> [x] generation from internal functional clock GPMC_FCLK <sup>(3)</sup>                                  |     | 6.5 | ns   |
| GNFI4 | Delay time, output address valid and address latch enable GPMC_ADV <sub>n</sub> _ALE generation from internal functional clock GPMC_FCLK <sup>(3)</sup>     |     | 6.5 | ns   |
| GNFI5 | Delay time, output lower-byte enable and command latch enable GPMC_BE <sub>0n</sub> _CLE generation from internal functional clock GPMC_FCLK <sup>(3)</sup> |     | 6.5 | ns   |
| GNFI6 | Delay time, output enable GPMC_OE <sub>n</sub> _RE <sub>n</sub> generation from internal functional clock GPMC_FCLK <sup>(3)</sup>                          |     | 6.5 | ns   |
| GNFI7 | Delay time, output write enable GPMC_WEn generation from internal functional clock GPMC_FCLK <sup>(3)</sup>   |     | 6.5 | ns   |
| GNFI8 | Skew, functional clock GPMC_FCLK <sup>(3)</sup>   |     | 100 | ps   |

(1) Internal parameters table must be used to calculate data access time stored in the corresponding CS register bit field.

(2) Internal parameters are referred to the GPMC functional internal clock which is not provided externally.

(3) GPMC\_FCLK is general-purpose memory controller internal functional clock.

**Table 5-48. GPMC and NAND Flash Timing Requirements—Asynchronous Mode**

| NO.                  |  | MIN | MAX              | UNIT |
|----------------------|--|-----|------------------|------|
| GNF12 <sup>(1)</sup> | $t_{acc(d)}$ Access time, input data GPMC_AD[15:0] |     | J <sup>(2)</sup> | ns   |

(1) The GNF12 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of the read cycle and after GNF12 functional clock cycles, input data is internally sampled by the active functional clock edge. The GNF12 value must be stored inside AccessTime register bit field.

(2)  $J = AccessTime \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(3)}$

(3) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.

**Table 5-49. GPMC and NAND Flash Switching Characteristics—Asynchronous Mode**

| NO.   | PARAMETER            |  | MIN                     | MAX                     | UNIT |
|-------|----------------------|--|-------------------------|-------------------------|------|
|       | $t_{R(d)}$           | Rise time, output data GPMC_AD[15:0]   |                         | 2                       | ns   |
|       | $t_{F(d)}$           | Fall time, output data GPMC_AD[15:0]   |                         | 2                       | ns   |
| GNF0  | $t_{w(wenV)}$        | Pulse duration, output write enable GPMC_WEn valid   | A <sup>(1)</sup>        |                         | ns   |
| GNF1  | $t_{d(csnV-wenV)}$   | Delay time, output chip select GPMC_CS <sub>n</sub> [x] <sup>(13)</sup> valid to output write enable GPMC_WEn valid                      | B <sup>(2)</sup> - 0.2  | B <sup>(2)</sup> + 2.0  | ns   |
| GNF2  | $t_{w(cleH-wenV)}$   | Delay time, output lower-byte enable and command latch enable GPMC_BE <sub>0n</sub> _CLE high to output write enable GPMC_WEn valid      | C <sup>(3)</sup> - 0.2  | C <sup>(3)</sup> + 2.0  | ns   |
| GNF3  | $t_{w(wenV-dV)}$     | Delay time, output data GPMC_AD[15:0] valid to output write enable GPMC_WEn valid  | D <sup>(4)</sup> - 0.2  | D <sup>(4)</sup> + 2.8  | ns   |
| GNF4  | $t_{w(wenIV-dIV)}$   | Delay time, output write enable GPMC_WEn invalid to output data GPMC_AD[15:0] invalid  | E <sup>(5)</sup> - 0.2  | E <sup>(5)</sup> + 2.8  | ns   |
| GNF5  | $t_{w(wenIV-cleIV)}$ | Delay time, output write enable GPMC_WEn invalid to output lower-byte enable and command latch enable GPMC_BE <sub>0n</sub> _CLE invalid | F <sup>(6)</sup> - 0.2  | F <sup>(6)</sup> + 2.0  | ns   |
| GNF6  | $t_{w(wenIV-csnIV)}$ | Delay time, output write enable GPMC_WEn invalid to output chip select GPMC_CS <sub>n</sub> [x] <sup>(13)</sup> invalid                  | G <sup>(7)</sup> - 0.2  | G <sup>(7)</sup> + 2.0  | ns   |
| GNF7  | $t_{w(aleH-wenV)}$   | Delay time, output address valid and address latch enable GPMC_ADV <sub>n</sub> _ALE high to output write enable GPMC_WEn valid          | C <sup>(3)</sup> - 0.2  | C <sup>(3)</sup> + 2.0  | ns   |
| GNF8  | $t_{w(wenIV-aleIV)}$ | Delay time, output write enable GPMC_WEn invalid to output address valid and address latch enable GPMC_ADV <sub>n</sub> _ALE invalid     | F <sup>(6)</sup> - 0.2  | F <sup>(6)</sup> + 2.0  | ns   |
| GNF9  | $t_{c(wen)}$         | Cycle time, write  |                         | H <sup>(8)</sup>        | ns   |
| GNF10 | $t_{d(csnV-oenV)}$   | Delay time, output chip select GPMC_CS <sub>n</sub> [x] <sup>(13)</sup> valid to output enable GPMC_OEn_REn valid                        | I <sup>(9)</sup> - 0.2  | I <sup>(9)</sup> + 2.0  | ns   |
| GNF13 | $t_{w(oenV)}$        | Pulse duration, output enable GPMC_OEn_REn valid   | K <sup>(10)</sup>       |                         | ns   |
| GNF14 | $t_{c(oen)}$         | Cycle time, read   | L <sup>(11)</sup>       |                         | ns   |
| GNF15 | $t_{w(oenIV-csnIV)}$ | Delay time, output enable GPMC_OEn_REn invalid to output chip select GPMC_CS <sub>n</sub> [x] <sup>(13)</sup> invalid                    | M <sup>(12)</sup> - 0.2 | M <sup>(12)</sup> + 2.0 | ns   |

(1)  $A = (WEOffTime - WEOntime) \times (TimeParaGranularity + 1) \times GPMC\_FCLK^{(14)}$

(2)  $B = ((WEOntime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEEExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$

(3)  $C = ((WEOntime - ADVOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (WEEExtraDelay - ADVExtraDelay)) \times GPMC\_FCLK^{(14)}$

(4)  $D = (WEOntime \times (TimeParaGranularity + 1) + 0.5 \times WEEExtraDelay) \times GPMC\_FCLK^{(14)}$

(5)  $E = ((WrCycleTime - WEOffTime) \times (TimeParaGranularity + 1) - 0.5 \times WEEExtraDelay) \times GPMC\_FCLK^{(14)}$

(6)  $F = ((ADVWrOffTime - WEOffTime) \times (TimeParaGranularity + 1) + 0.5 \times (ADVExtraDelay - WEEExtraDelay)) \times GPMC\_FCLK^{(14)}$

(7)  $G = ((CSWrOffTime - WEOffTime) \times (TimeParaGranularity + 1) + 0.5 \times (CSEExtraDelay - WEEExtraDelay)) \times GPMC\_FCLK^{(14)}$

(8)  $H = WrCycleTime \times (1 + TimeParaGranularity) \times GPMC\_FCLK^{(14)}$

(9)  $I = ((OEOntime - CSOnTime) \times (TimeParaGranularity + 1) + 0.5 \times (OEEExtraDelay - CSEExtraDelay)) \times GPMC\_FCLK^{(14)}$


(10)  $K = (OEOffTime - OEOntime) \times (1 + TimeParaGranularity) \times GPMC\_FCLK^{(14)}$

(11)  $L = RdCycleTime \times (1 + TimeParaGranularity) \times GPMC\_FCLK^{(14)}$

(12)  $M = ((CSRdOffTime - OEOffTime) \times (TimeParaGranularity + 1) + 0.5 \times (CSEExtraDelay - OEEExtraDelay)) \times GPMC\_FCLK^{(14)}$


(13) In GPMC\_CS<sub>n</sub>[x], x is equal to 0, 1, 2 or 3.

(14) GPMC\_FCLK is general-purpose memory controller internal functional clock period in ns.



(1) In GPMC\_CS[n], x is equal to 0, 1, 2 or 3.


**Figure 5-36. GPMC and NAND Flash—Command Latch Cycle**



(1) In GPMC\_CS[n], x is equal to 0, 1, 2 or 3.


**Figure 5-37. GPMC and NAND Flash—Address Latch Cycle**

ADVANCE INFORMATION



- (1) GNF12 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional clock edge. GNF12 value must be stored inside AccessTime register bits field.
- (2) GPMC\_FCLK is an internal clock (GPMC functional clock) not provided externally.
- (3) In GPMC\_CS[n], x is equal to 0, 1, 2 or 3. In GPMC\_WAIT[x], x is equal to 0 or 1.

**Figure 5-38. GPMC and NAND Flash—Data Read Cycle**



- (1) In GPMC\_CS[n], x is equal to 0, 1, 2 or 3.

**Figure 5-39. GPMC and NAND Flash—Data Write Cycle**

For more information, see section *General-Purpose Memory Controller (GPMC)* in chapter *Memory Subsystem* of the device TRM.

#### 5.9.4.6 I2C

For more details about features and additional description information on the device Inter-Integrated Circuit, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-50](#) and [Figure 5-40](#) assume testing over the recommended operating conditions and electrical characteristic conditions.



Table 5-50. Timing Requirements for I2C Input Timings

| NO. |                     |   | STANDARD MODE    |                     | FAST MODE          |                    | UNIT    |
|-----|---------------------|---|------------------|---------------------|--------------------|--------------------|---------|
|     |                     |   | MIN              | MAX                 | MIN                | MAX                |         |
| I1  | $t_{c(SCL)}$        | Cycle time, SCL   | 10               |                     | 2.5                |                    | $\mu$ s |
| I2  | $t_{su(SCLH-SDAL)}$ | Setup Time, SCL high before SDA low (for a repeated START condition)          | 4.7              |                     | 0.6                |                    | $\mu$ s |
| I3  | $t_{h(SDAL-SCLL)}$  | Hold time, SCL low after SDA low (for a START and a repeated START condition) | 4                |                     | 0.6                |                    | $\mu$ s |
| I4  | $t_{w(SCLL)}$       | Pulse duration, SCL low   | 4.7              |                     | 1.3                |                    | $\mu$ s |
| I5  | $t_{w(SCLH)}$       | Pulse duration, SCL high  | 4                |                     | 0.6                |                    | $\mu$ s |
| I6  | $t_{su(SDAV-SCLH)}$ | Setup time, SDA valid before SCL high   | 250              |                     | 100 <sup>(1)</sup> |                    | ns      |
| I7  | $t_{h(SCLL-SDAV)}$  | Hold time, SDA valid after SCL low  | 0 <sup>(2)</sup> | 3.45 <sup>(3)</sup> | 0 <sup>(2)</sup>   | 0.9 <sup>(3)</sup> | $\mu$ s |
| I8  | $t_{w(SDAH)}$       | Pulse duration, SDA high between STOP and START conditions                    | 4.7              |                     | 1.3                |                    | $\mu$ s |
| I9  | $t_{r(SDA)}$        | Rise time, SDA  |                  | 1000                | $20 + 0.1Cb^{(4)}$ | 300                | ns      |
| I10 | $t_{r(SCL)}$        | Rise time, SCL  |                  | 1000                | $20 + 0.1Cb^{(4)}$ | 300                | ns      |
| I11 | $t_{f(SDA)}$        | Fall time, SDA  |                  | 300                 | $20 + 0.1Cb^{(4)}$ | 300                | ns      |
| I12 | $t_{f(SCL)}$        | Fall time, SCL  |                  | 300                 | $20 + 0.1Cb^{(4)}$ | 300                | ns      |
| I13 | $t_{su(SCLH-SDAH)}$ | Setup time, high before SDA high (for STOP condition)                         | 4                |                     | 0.6                |                    | $\mu$ s |
| I14 | $t_{w(SP)}$         | Pulse duration, spike (must be suppressed)                                    | 0                | 50                  | 0                  | 50                 | ns      |

- (1) A fast-mode I2C-bus™ device can be used in a standard-mode I2C-bus system, but the requirement  $t_{su(SDA-SCLH)} \geq 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device stretches the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r\ max} + t_{su(SDA-SCLH)} = 1000 + 250 = 1250$  ns (according to the standard-mode I2C-Bus Specification) before the SCL line is released.
- (2) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IHmin}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (3) The maximum  $t_{h(SDA-SCLL)}$  has only to be met if the device does not stretch the low period [ $t_{w(SCLL)}$ ] of the SCL signal.
- (4)  $C_b$  is line load in pF.




Figure 5-40. I2C Receive Timing<sup>(1)</sup>

(1) x in I2Cx\_SDA and I2Cx\_SCL is 0, 1 or 2.

Table 5-51 and Figure 5-41 assume testing over the recommended operating conditions and electrical characteristic conditions.

Table 5-51. Switching Characteristics Over Recommended Operating Conditions for I2C Output Timings

| NO. | PARAMETER    | STANDARD MODE   |     | FAST MODE |     | UNIT    |
|-----|--------------|-----------------|-----|-----------|-----|---------|
|     |              | MIN             | MAX | MIN       | MAX |         |
| I15 | $t_{c(SCL)}$ | Cycle time, SCL | 10  |           | 2.5 | $\mu$ s |


**Table 5-51. Switching Characteristics Over Recommended Operating Conditions for I2C Output Timings (continued)**

| NO. | PARAMETER           |   | STANDARD MODE |      | FAST MODE           |     | UNIT    |
|-----|---------------------|---|---------------|------|---------------------|-----|---------|
|     |                     |   | MIN           | MAX  | MIN                 | MAX |         |
| I16 | $t_{su}(SCLH-SDAL)$ | Setup Time, SCL high before SDA low (for a repeated START condition)          | 4.7           |      | 0.6                 |     | $\mu s$ |
| I17 | $t_h(SDAL-SCLL)$    | Hold time, SCL low after SDA low (for a START and a repeated START condition) | 4             |      | 0.6                 |     | $\mu s$ |
| I18 | $t_w(SCLL)$         | Pulse duration, SCL low   | 4.7           |      | 1.3                 |     | $\mu s$ |
| I19 | $t_w(SCLH)$         | Pulse duration, SCL high  | 4             |      | 0.6                 |     | $\mu s$ |
| I20 | $t_{su}(SDAV-SCLH)$ | Setup time, SDA valid before SCL high   | 250           |      | 100                 |     | ns      |
| I21 | $t_h(SCLL-SDAV)$    | Hold time, SDA valid after SCL low  | 0             | 3.45 | 0                   | 0.9 | $\mu s$ |
| I22 | $t_w(SDAH)$         | Pulse duration, SDA high between STOP and START conditions                    | 4.7           |      | 1.3                 |     | $\mu s$ |
| I23 | $t_r(SDA)$          | Rise time, SDA  |               | 1000 | $20 + 0.1C_b^{(1)}$ | 300 | ns      |
| I24 | $t_r(SCL)$          | Rise time, SCL  |               | 1000 | $20 + 0.1C_b^{(1)}$ | 300 | ns      |
| I25 | $t_f(SDA)$          | Fall time, SDA  |               | 300  | $20 + 0.1C_b^{(1)}$ | 300 | ns      |
| I26 | $t_f(SCL)$          | Fall time, SCL  |               | 300  | $20 + 0.1C_b^{(1)}$ | 300 | ns      |
| I27 | $t_{su}(SCLH-SDAH)$ | Setup time, high before SDA high (for STOP condition)                         | 4             |      | 0.6                 |     | $\mu s$ |

(1)  $C_b$  is line load in pF.

#### NOTE

I2C emulation is achieved by configuring the LVCMOS buffers to output HiZ instead of driving high when transmitting logic-1.


**Figure 5-41. I2C Transmit Timing<sup>(1)</sup>**

(1) x in I2C<sub>x</sub>\_SDA and I2C<sub>x</sub>\_SCL is 0, 1 or 2.

For more information, see section *Inter-IC module (I2C)* in chapter *Peripherals* of the device TRM.

### 5.9.4.7 McASP

For more details about features and additional description information on the device Multichannel Audio Serial Port, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-52](#), [Table 5-53](#), and [Figure 5-42](#) present timing requirements for McASP0 to McASP2.

**Table 5-52. Timing Requirements for McASP<sup>(4)</sup>**


| NO.  |                        |   | MIN                       | MAX  | UNIT |
|------|------------------------|---|---------------------------|------|------|
| ASP1 | $t_{c(AHCLKRX)}$       | Cycle time, McASP[x]_AHCLKR/X                                   | 20                        |      | ns   |
| ASP2 | $t_{w(AHCLKRX)}$       | Pulse duration, McASP[x]_AHCLKR/X high or low                   | 0.5P - 2.5 <sup>(2)</sup> |      | ns   |
| ASP3 | $t_{c(ACLKRX)}$        | Cycle time, McASP[x]_ACLKR/X                                    | 20                        |      | ns   |
| ASP4 | $t_{w(ACLKRX)}$        | Pulse duration, McASP[x]_ACLKR/X high or low                    | 0.5R - 2.5 <sup>(3)</sup> |      | ns   |
| ASP5 | $t_{su(AFSRX-ACLKRX)}$ | Setup time, McASP[x]_AFSR/X input valid before McASP[x]_ACLKR/X | ACLKR/X int               | 12.3 | ns   |
|      |                        |   | ACLKR/X ext in            | 4    |      |
|      |                        |   | ACLKR/X ext out           | 4    |      |
| ASP6 | $t_{h(ACLKRX-AFSRX)}$  | Hold time, McASP[x]_AFSR/X input valid after McASP[x]_ACLKR/X   | ACLKR/X int               | -1   | ns   |
|      |                        |   | ACLKR/X ext in            | 1.6  |      |
|      |                        |   | ACLKR/X ext out           | 1.6  |      |
| ASP7 | $t_{su(AXR-ACLKRX)}$   | Setup time, McASP[x]_AXR input valid before McASP[x]_ACLKR/X    | ACLKR/X int               | 12.3 | ns   |
|      |                        |   | ACLKR/X ext in            | 4    |      |
|      |                        |   | ACLKR/X ext out           | 4    |      |
| ASP8 | $t_{h(ACLKRX-AXR)}$    | Hold time, McASP[x]_AXR input valid after McASP[x]_ACLKR/X      | ACLKR/X int               | -1   | ns   |
|      |                        |   | ACLKR/X ext in            | 1.6  |      |
|      |                        |   | ACLKR/X ext out           | 1.6  |      |

(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1  
 ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0  
 ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR=1  
 ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1  
 ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0  
 ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1

(2) P = McASP[x]\_AHCLKR and McASP[x]\_AHCLKX period in ns.

(3) R = McASP[x]\_ACLKR and McASP[x]\_ACLKX period in ns.

(4) x in McASP[x]\_\* is 0, 1 or 2



- A. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).
- B. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

Figure 5-42. McASP Input Timing

(1) x in McASP[x]\_\* is 0, 1 or 2

Table 5-53 and Figure 5-43 present switching characteristics over recommended operating conditions for McASP0 to McASP2.

**Table 5-53. Switching Characteristics Over Recommended Operating Conditions for McASP<sup>(4)</sup>**


| NO.   |                       |  | MIN                       | MAX | UNIT |    |
|-------|-----------------------|--|---------------------------|-----|------|----|
| ASP9  | $t_{c(AHCLKRX)}$      | Cycle time, McASP[x]_AHCLKR/X  | 20 <sup>(2)</sup>         |     | ns   |    |
| ASP10 | $t_{w(AHCLKRX)}$      | Pulse duration, McASP[x]_AHCLKR/X high or low  | 0.5P - 2.5 <sup>(3)</sup> |     | ns   |    |
| ASP11 | $t_{c(ACLKRX)}$       | Cycle time, McASP[x]_ACLKR/X   | 20                        |     | ns   |    |
| ASP12 | $t_{w(ACLKRX)}$       | Pulse duration, McASP[x]_ACLKR/X high or low   | 0.5P - 2.5 <sup>(3)</sup> |     | ns   |    |
| ASP13 | $t_{d(ACLKRX-AFSRX)}$ | Delay time, McASP[x]_ACLKR/X transmit edge to McASP[x]_AFSR/X output valid                         | ACLKR/X int               | 0   | 7.25 | ns |
|       |                       |  | ACLKR/X ext in            | 2   | 14   |    |
| ASP13 | $t_{d(ACLKRX-AFSRX)}$ | Delay time, McASP[x]_ACLKR/X transmit edge to McASP[x]_AFSR/X output valid with Pad Loopback       | ACLKR/X ext out           | 2   | 14   | ns |
|       |                       |  |                           |     |      |    |
| ASP14 | $t_{d(ACLKX-AXR)}$    | Delay time, McASP[x]_ACLKX transmit edge to McASP[x]_AXR output valid                              | ACLKX int                 | 0   | 7.25 | ns |
|       |                       |  | ACLKX ext in              | 2   | 14   |    |
| ASP14 | $t_{d(ACLKX-AXR)}$    | Delay time, McASP[x]_ACLKX transmit edge to McASP[x]_AXR output valid with Pad Loopback            | ACLKX ext out             | 2   | 14   | ns |
|       |                       |  |                           |     |      |    |
| ASP15 | $t_{dis(ACLKX-AXR)}$  | Disable time, McASP[x]_ACLKX transmit edge to McASP[x]_AXR output high impedance                   | ACLKX int                 | 0   | 7.25 | ns |
|       |                       |  | ACLKX ext in              | 2   | 14   |    |
| ASP15 | $t_{dis(ACLKX-AXR)}$  | Disable time, McASP[x]_ACLKX transmit edge to McASP[x]_AXR output high impedance with Pad Loopback | ACLKX ext out             | 2   | 14   | ns |
|       |                       |  |                           |     |      |    |

(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1  
 ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0  
 ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1  
 ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1  
 ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0  
 ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1

(2) 50 MHz

(3) P = AHCLKR and AHCLKX period.

(4) x in McASP[x]\_\* is 0, 1 or 2



- A. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).
- B. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

**Figure 5-43. McASP Output Timing**

(1) x in McASP[x]\_\* is 0, 1 or 2

For more information, see section *Multi-channel Audio Serial Port (McASP)* in chapter *Peripherals* of the device TRM.

### 5.9.4.8 McBSP

For more details about features and additional description information on the device Multichannel Buffered Serial Port, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-54](#), [Table 5-55](#), and [Figure 5-44](#) present timing requirements and switching characteristics for McBSP Interface.

**Table 5-54. McBSP Timing Requirements<sup>(1)</sup>**

| NO.   |                    |   |            | MIN                                    | MAX | UNIT |
|-------|--------------------|---|------------|--|-----|------|
| BSP2  | $t_{c(CKRX)}$      | Cycle time, CLKR/X                            | CLKR/X ext | 2P <sup>(2)</sup> or 20 <sup>(3)</sup> |     | ns   |
| BSP3  | $t_{w(CKRX)}$      | Pulse duration, CLKR/X high or CLKR/X low     | CLKR/X ext | P-1 <sup>(4)</sup>                     |     | ns   |
| BSP5  | $t_{su(FRH-CKRL)}$ | Setup time, external FSR high before CLKR low | CLKR int   | 14                                     |     | ns   |
|       |                    |   | CLKR ext   | 4                                      |     |      |
| BSP6  | $t_{h(CKRL-FRH)}$  | Hold time, external FSR high after CLKR low   | CLKR int   | 6                                      |     | ns   |
|       |                    |   | CLKR ext   | 3                                      |     |      |
| BSP7  | $t_{su(DRV-CKRL)}$ | Setup time, DR valid before CLKR low          | CLKR int   | 14                                     |     | ns   |
|       |                    |   | CLKR ext   | 4                                      |     |      |
| BSP8  | $t_{h(CKRL-DRV)}$  | Hold time, DR valid after CLKR low            | CLKR int   | 3                                      |     | ns   |
|       |                    |   | CLKR ext   | 3                                      |     |      |
| BSP10 | $t_{su(FXH-CKXL)}$ | Setup time, external FSX high before CLKX low | CLKR int   | 14                                     |     | ns   |
|       |                    |   | CLKR ext   | 4                                      |     |      |
| BSP11 | $t_{h(CKXL-FXH)}$  | Hold time, external FSX high after CLKX low   | CLKR int   | 6                                      |     | ns   |
|       |                    |   | CLKR ext   | 3                                      |     |      |

(1) CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2) P = 1/SYSCLK1 period in ns.

(3) Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing requirements.

(4) This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.

**Table 5-55. McBSP Switching Characteristics<sup>(1)</sup>**

| NO.   | PARAMETER            |   | MIN        | MAX                                    | UNIT                     |    |
|-------|----------------------|---|------------|--|--------------------------|----|
| BSP1  | $t_{d(CKSH-CKRXH)}$  | Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input.     | 1          | 14.5                                   | ns                       |    |
| BSP2  | $t_{c(CKRX)}$        | Cycle time, CLKR/X  | CLKR/X int | 2P <sup>(2)</sup> or 20 <sup>(3)</sup> |                          |    |
| BSP3  | $t_{w(CKRX)}$        | Pulse duration, CLKR/X high or CLKR/X low   | CLKR/X int | C - 2 <sup>(4)</sup>                   | C + 2 <sup>(4)</sup>     | ns |
| BSP4  | $t_{d(CKRH-FRV)}$    | Delay time, CLKR high to internal FSR valid   | CLKR int   | -4                                     | 5.5                      | ns |
|       |                      |   | CLKR int   | 1                                      | 14.5                     | ns |
| BSP9  | $t_{d(CKXH-FXV)}$    | Delay time, CLKX high to internal FSX valid   | CLKX int   | -4                                     | 5.5                      | ns |
|       |                      |   | CLKX ext   | 1                                      | 14.5                     |    |
| BSP12 | $t_{dis(CKXH-DXHZ)}$ | Disable time, DX HiZ following last data bit from CLKX high                             | CLKX int   | -4                                     | 7.5                      | ns |
|       |                      |   | CLKX ext   | 1                                      | 14.5                     |    |
| BSP13 | $t_{d(CKXH-DXV)}$    | Delay time, CLKX high to DX valid   | CLKX int   | -4 + D1 <sup>(5)</sup>                 | 5.5 + D2 <sup>(5)</sup>  | ns |
|       |                      |   | CLKX ext   | 1 + D1 <sup>(5)</sup>                  | 14.5 + D2 <sup>(5)</sup> |    |
| BSP14 | $t_{d(FXH-DXV)}$     | Delay time, FSX high to DX valid applies ONLY when in data delay 0 (XDATDLY = 00b) mode | FSX int    | -4 + D1 <sup>(6)</sup>                 | 5 + D2 <sup>(6)</sup>    | ns |
|       |                      |   | FSX ext    | -2 + D1 <sup>(6)</sup>                 | 14.5 + D2 <sup>(6)</sup> |    |

- (1) Minimum delay times also represent minimum output hold times.
- (2)  $P = 1/\text{SYSCLK1}$  period in ns.
- (3) Use whichever value is greater.
- (4)  $C = H$  or  $L$   
 $S =$  sample rate generator input clock =  $P$  if  $\text{CLKSM} = 1$  ( $P = 1/\text{SYSCLK1}$  period in ns)  
 $S =$  sample rate generator input clock =  $P\_clks$  if  $\text{CLKSM} = 0$  ( $P\_clks = \text{CLKS}$  period)  
 If  $\text{CLKGDV}$  is even:  
 (1)  $H = \text{CLKX}$  high pulse width =  $(\text{CLKGDV}/2 + 1) \times S$   
 (2)  $L = \text{CLKX}$  low pulse width =  $(\text{CLKGDV}/2) \times S$   
 If  $\text{CLKGDV}$  is odd:  
 (1)  $H = (\text{CLKGDV} + 1)/2 \times S$   
 (2)  $L = (\text{CLKGDV} + 1)/2 \times S$   
 $\text{CLKGDV}$  should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit.
- (5) Extra delay from  $\text{CLKX}$  high to  $\text{DX}$  valid applies only to the first data bit of a device, if and only if  $\text{DXENA} = 1$  in  $\text{SPCR}$ .  
 if  $\text{DXENA} = 0$ , then  $D1 = D2 = 0$   
 if  $\text{DXENA} = 1$ , then  $D1 = 4P$ ,  $D2 = 8P$
- (6) Extra delay from  $\text{FSX}$  high to  $\text{DX}$  valid applies only to the first data bit of a device, if and only if  $\text{DXENA} = 1$  in  $\text{SPCR}$ .  
 if  $\text{DXENA} = 0$ , then  $D1 = D2 = 0$   
 if  $\text{DXENA} = 1$ , then  $D1 = 4P$ ,  $D2 = 8P$




Figure 5-44. McBSP Timing

Table 5-56. McBSP Timing Requirements for FSR When  $\text{GSYNC} = 1$

| NO.   |                           |                                       | MIN | MAX | UNIT |
|-------|---------------------------|---------------------------------------|-----|-----|------|
| BSPF1 | $t_{su}(\text{FRH-CKSH})$ | Setup time, FSR high before CLKS high | 4   |     | ns   |
| BSPF2 | $t_h(\text{CKSH-FRH})$    | Hold time, FSR high after CLKS high   | 4   |     | ns   |






Figure 5-45. FSR Timing When GSYNC = 1

### 5.9.4.9 MLB

For more details about features and additional description information on the device Media Local Bus, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

**NOTE**

MLB in 6-pin mode may require pullups/ pulldowns on SIG and DAT bus signals. For additional details, please consult the MediaLB Interface Specification.

[Table 5-57](#) and [Figure 5-46](#) present Timing Requirements for MLBCLK 3-Pin Option.

**Table 5-57. Timing Requirements for MLBCLK 3-Pin Option**

| NO. | PARAMETER             | DESCRIPTION                   | MODE   | MIN  | MAX | UNIT |
|-----|-----------------------|-------------------------------|--------|------|-----|------|
| M31 | $t_c(\text{MLBCLK})$  | Cycle time, MLB_CLK           | 512FS  | 39   |     | ns   |
|     |                       |                               | 1024FS | 19.5 |     | ns   |
| M32 | $t_w(\text{MLBCLKH})$ | Pulse duration, MLB_CLK high  | 512FS  | 14   |     | ns   |
|     |                       |                               | 1024FS | 9.3  |     | ns   |
| M33 | $t_w(\text{MLBCLKL})$ | Pulse duration, MLB_CLK low   | 512FS  | 14   |     | ns   |
|     |                       |                               | 1024FS | 6.1  |     | ns   |
| M34 | $t_t(\text{MLBCLKH})$ | Transition time, MLB_CLK high | 512FS  |      | TBD | ns   |
|     |                       |                               | 1024FS |      | TBD | ns   |
|     | $t_t(\text{MLBCLKL})$ | Transition time, MLB_CLK low  | 512FS  |      | TBD | ns   |
|     |                       |                               | 1024FS |      | TBD | ns   |




Figure 5-46. MLB\_CLK Timing


[Table 5-58](#), [Table 5-59](#), and [Figure 5-47](#) present Timing Requirements and Switching Characteristics for MLB 3-Pin Option.

**Table 5-58. Timing Requirements for Receive Data for the MLB 3-Pin Option**

| NO. | PARAMETER                | DESCRIPTION  | MODE   | MIN | MAX | UNIT |
|-----|--------------------------|--|--------|-----|-----|------|
| M35 | $t_{su}(MLBDAT-MLBCLKL)$ | Setup time, MLB_DAT/MLB_SIG input valid before MLB_CLK low | 512FS  | 1   |     | ns   |
|     |                          |  | 1024FS | 1   |     | ns   |
| M36 | $t_h(MLBCLKL-MLBDAT)$    | Hold time, MLB_DAT/MLB_SIG input valid after MLB_CLK low   | 512FS  | 4   |     | ns   |
|     |                          |  | 1024FS | 2   |     | ns   |

**Table 5-59. Switching Characteristics Over Recommended Operating Conditions for MLB 3-Pin Option**

| NO. | PARAMETER                  | DESCRIPTION  | MODE   | MIN | MAX | UNIT |
|-----|----------------------------|--|--------|-----|-----|------|
| M37 | $t_d(MLBCLKH-MLBDATV)$     | Delay time, MLB_CLK rising to MLB_DAT/MLB_SIG valid  | 512FS  | 0   | 10  | ns   |
|     |                            |  | 1024FS | 0   | 7   | ns   |
| M38 | $t_{dis}(MLBCLKL-MLBDATZ)$ | Disable time, MLB_CLK falling to MLB_DAT/MLB_SIG HiZ | 512FS  | 0   | 14  | ns   |
|     |                            |  | 1024FS | 0   | 6.1 | ns   |




**Figure 5-47. MLB 3-Pin Timing**

Table 5-60 and Figure 5-48 present Timing Requirements for MLKCLK 6-Pin Option.

**Table 5-60. Timing Requirements for MLBCLK 6-Pin Option <sup>(1)</sup>**

| NO. | PARAMETER    | DESCRIPTION                      | MODE   | MIN | MAX | UNIT |
|-----|--------------|----------------------------------|--------|-----|-----|------|
| M61 | $t_c(CLKx)$  | Cycle time, MLBP_CLK_x           | 2048FS | 10  |     | ns   |
| M62 | $t_w(CLKxH)$ | Pulse duration, MLBP_CLK_x high  | 2048FS | 4.5 |     | ns   |
| M63 | $t_w(CLKxL)$ | Pulse duration, MLBP_CLK_x low   | 2048FS | 4.5 |     | ns   |
| M64 | $t_t(CLKxH)$ | Transition time, MLBP_CLK_x high | 2048FS |     | TBD | ns   |
|     | $t_t(CLKxL)$ | Transition time, MLBP_CLK_x low  | 2048FS |     | TBD | ns   |

(1) x in MLBP\_CLK\_x is P or N.



**Figure 5-48. MLB\_CLKP/N Timing <sup>(1)</sup>**

(1) x in MLBP\_CLK\_x is P or N.

Table 5-61, Table 5-62, and Figure 5-49 present Timing Requirements and Switching Characteristics for MLB 6-Pin Option.

**Table 5-61. Timing Requirements for Receive Data for the MLB 6-Pin Option <sup>(1)</sup>**


| NO. | PARAMETER            | DESCRIPTION  | MODE   | MIN | MAX | UNIT |
|-----|----------------------|--|--------|-----|-----|------|
| M65 | $t_{su}(DATx-CLKxH)$ | Setup time, MLBP_DAT_x/MLBP_SIG_x input valid before MLBP_CLK_x rising | 2048FS | 1   |     | ns   |
| M66 | $t_{h}(CLKxH-DATx)$  | Hold time, MLBP_DAT_x/MLBP_SIG_x input valid after MLBP_CLK_x rising   | 2048FS | 0.5 |     | ns   |

(1) x in MLBP\_CLK\_x, MLBP\_DAT\_x, and MLBP\_SIG\_x is P or N.

**Table 5-62. Switching Characteristics Over Recommended Operating Conditions for MLB 6-Pin Option <sup>(1)</sup>**

| NO. | PARAMETER              | DESCRIPTION  | MODE   | MIN | MAX | UNIT |
|-----|------------------------|--|--------|-----|-----|------|
| M67 | $t_{d}(CLKxH-DATxV)$   | Delay time, MLBP_CLK_x rising to MLBP_DAT_x/MLBP_SIG_x valid | 2048FS | 0.5 | 7   | ns   |
| M68 | $t_{dis}(CLKxH-DATxZ)$ | Disable time, MLBP_CLK_x rising to MLBP_DAT_x/MLBP_SIG_x HiZ | 2048FS | 0.5 | 7   | ns   |

(1) x in MLBP\_CLK\_x, MLBP\_DAT\_x, and MLBP\_SIG\_x is P or N.



**Figure 5-49. MLB 6-Pin Timing <sup>(1)</sup>**

(1) x in MLBP\_CLK\_x, MLBP\_DAT\_x, and MLBP\_SIG\_x is P or N.

For more information, see section *Media Local Bus (MLB)* in chapter *Peripherals* of the device TRM.

**5.9.4.10 MMC/SD**

For more details about features and additional description information on the device Multi Media Card, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

**NOTE**

The MMC/SD/SDIOi (i = 0 to 1) controller is also referred to as MMCi.

**Table 5-63. MMC Timing Conditions**

| TIMING CONDITION PARAMETER |                                     | MIN | TYP | MAX | UNIT |
|----------------------------|-------------------------------------|-----|-----|-----|------|
| <b>Input Conditions</b>    |                                     |     |     |     |      |
| $t_r$                      | Input signal rise time (10% to 90%) | 1   |     | 2.2 | ns   |
| $t_f$                      | Input signal fall time (90% to 10%) | 1   |     | 2.2 | ns   |
| <b>Output Condition</b>    |                                     |     |     |     |      |
| $C_{load}$                 | Output load capacitance             | 2   |     | 40  | pF   |

**Table 5-64. Timing Requirements for MMC0\_CMD and MMC0\_DATn<sup>(1)</sup>**

(see Figure 5-50)

| NO.  | PARAMETER           |   | 3.3 V |     |     | UNIT |
|------|---------------------|---|-------|-----|-----|------|
|      |                     |   | MIN   | TYP | MAX |      |
| MMC1 | $t_{su}(CMDV-CLKH)$ | Setup time, MMC_CMD valid before MMC_CLK rising clock edge  | 3.9   |     |     | ns   |
| MMC2 | $t_h(CLKH-CMDV)$    | Hold time, MMC_CMD valid after MMC_CLK rising clock edge    | 2.5   |     |     | ns   |
| MMC3 | $t_{su}(DATV-CLKH)$ | Setup time, MMC_DATn valid before MMC_CLK rising clock edge | 3.9   |     |     | ns   |
| MMC4 | $t_h(CLKH-DATV)$    | Hold time, MMC_DATn valid after MMC_CLK rising clock edge   | 2.5   |     |     | ns   |


(1) n in MMC\_DATn is 0 to 7.

**Table 5-65. Timing Requirements for MMC1\_CMD and MMC1\_DATn when operating in SDR mode<sup>(1)</sup>**

(see Figure 5-50)

| NO.  | PARAMETER           |   | 1.8 V |     |     | UNIT |
|------|---------------------|---|-------|-----|-----|------|
|      |                     |   | MIN   | TYP | MAX |      |
| MMC1 | $t_{su}(CMDV-CLKH)$ | Setup time, MMC_CMD valid before MMC_CLK rising clock edge  | 4.2   |     |     | ns   |
| MMC2 | $t_h(CLKH-CMDV)$    | Hold time, MMC_CMD valid after MMC_CLK rising clock edge    | 2.5   |     |     | ns   |
| MMC3 | $t_{su}(DATV-CLKH)$ | Setup time, MMC_DATn valid before MMC_CLK rising clock edge | 4.2   |     |     | ns   |
| MMC4 | $t_h(CLKH-DATV)$    | Hold time, MMC_DATn valid after MMC_CLK rising clock edge   | 2.5   |     |     | ns   |

(1) n in MMC\_DATn is 0 to 7.

**Figure 5-50. MMCi\_CMD and MMCi\_DATn Input Timing<sup>(1)</sup>**

(1) i in MMCi\_CLK, MMCi\_CMD, and MMCi\_DATn is 0 or 1, where n = 0 to 7.

**Table 5-66. Timing Requirements for MMC1\_CMD and MMC1\_DATn when operating in DDR mode<sup>(3)</sup>**

(see Figure 5-51)


| NO.  | PARAMETER           |  | 1.8 V              |     |     | UNIT |
|------|---------------------|--|--------------------|-----|-----|------|
|      |                     |  | MIN                | TYP | MAX |      |
| MMC1 | $t_{su}(CMDV-CLKH)$ | Setup time, MMC_CMD valid before MMC_CLK rising clock edge             | 4.2                |     |     | ns   |
| MMC2 | $t_h(CLKH-CMDV)$    | Hold time, MMC_CMD valid after MMC_CLK rising clock edge               | 2.5                |     |     | ns   |
| MMC3 | $t_{su}(DATV-CLKH)$ | Setup time, MMC_DATn valid before MMC_CLK rising or falling clock edge | 0.5 <sup>(1)</sup> |     |     | ns   |

**Table 5-66. Timing Requirements for MMC1\_CMD and MMC1\_DATn when operating in DDR mode<sup>(3)</sup> (continued)**

(see Figure 5-51)

| NO.  | PARAMETER          |  | 1.8 V               |     |     | UNIT |
|------|--------------------|--|---------------------|-----|-----|------|
|      |                    |  | MIN                 | TYP | MAX |      |
| MMC4 | $t_{h(CLKH-DATV)}$ | Hold time, MMC_CLK rising or falling clock edge after MMC_DATn valid | 1.62 <sup>(2)</sup> |     |     | ns   |

- (1) The minimum setup time of 0.5ns is a function of the maximum output delay of 7ns defined in the JESD84 standard plus the combined PCB delay of the MMC\_CLK and MMC\_DATn signal traces. Therefore, the PCB shall be designed with less than 9.2ns of combined delay in the MMC\_CLK and MMC\_DATn signal traces when operating at the maximum frequency of 48 MHz.
- (2) The minimum hold time of 1.62ns exceeds the minimum output delay of 1.5ns defined in the JESD84 standard. Therefore, the PCB shall be designed with greater than 120ps of combined delay in the MMC\_CLK and MMC\_DATn signal traces.
- (3) n in MMC\_DATn is 0 to 7.



**Figure 5-51. MMC1\_CMD and MMC1\_DATn Input Timing - DDR Mode<sup>(1)</sup>**


- (1) i in MMCi\_CLK, MMCi\_CMD, and MMCi\_DATn is 1, where n = 0 to 7.

**Table 5-67. Switching Characteristics for MMCi\_CLK<sup>(2)</sup>**

(see Figure 5-52)

| NO.  | PARAMETER      |  | MIN  | TYP | MAX | UNIT |
|------|----------------|--|--|-----|-----|------|
| MMC5 | $f_{op(CLK)}$  | Operating frequency, MMC_CLK           |  |     | 48  | MHz  |
|      | $t_{cop(CLK)}$ | Operating period: MMC_CLK              | 20.8   |     |     | ns   |
|      | $f_{id(CLK)}$  | Identification mode frequency, MMC_CLK |  |     | 400 | kHz  |
|      | $t_{cid(CLK)}$ | Identification mode period: MMC_CLK    | 2500   |     |     | ns   |
| MMC6 | $t_{w(CLKL)}$  | Pulse duration, MMC_CLK low            | $(0.5 \times P) - t_{f(CLK)}$ <sup>(1)</sup> |     |     | ns   |
| MMC7 | $t_{w(CLKH)}$  | Pulse duration, MMC_CLK high           | $(0.5 \times P) - t_{r(CLK)}$ <sup>(1)</sup> |     |     | ns   |
| MMC8 | $t_{r(CLK)}$   | Rise time, All Signals (10% to 90%)    |  |     | 2.2 | ns   |
| MMC9 | $t_{f(CLK)}$   | Fall time, All Signals (90% to 10%)    |  |     | 2.2 | ns   |

- (1) P = MMC\_CLK period.
- (2) i in MMCi\_CLK is 0 or 1.



**Figure 5-52. MMCi\_CLK Timing<sup>(1)</sup>**

- (1) i in MMCi\_CLK is 0 or 1.

**Table 5-68. Switching Characteristics for MMC0\_CMD and MMC0\_DATn—HSPE=0<sup>(1)</sup>**

(see Figure 5-53)

| NO.   | PARAMETER                |   | 3.3 V |     |     | UNIT |
|-------|--------------------------|---|-------|-----|-----|------|
|       |                          |   | MIN   | TYP | MAX |      |
| MMC10 | $t_{d(\text{CLKL-CMD})}$ | Delay time, MMC_CLK falling clock edge to MMC_CMD transition  | -7.4  |     | 4.4 | ns   |
| MMC11 | $t_{d(\text{CLKL-DAT})}$ | Delay time, MMC_CLK falling clock edge to MMC_DATn transition | -7.4  |     | 4.4 | ns   |


(1) n in MMC\_DATn is 0 to 7.

**Table 5-69. Switching Characteristics for MMC1\_CMD and MMC1\_DATn—HSPE=0 when operating in SDR mode<sup>(1)</sup>**

(see Figure 5-53)

| NO.   | PARAMETER                |   | 1.8 V |     |     | UNIT |
|-------|--------------------------|---|-------|-----|-----|------|
|       |                          |   | MIN   | TYP | MAX |      |
| MMC10 | $t_{d(\text{CLKL-CMD})}$ | Delay time, MMC_CLK falling clock edge to MMC_CMD transition  | -7.4  |     | 7.4 | ns   |
| MMC11 | $t_{d(\text{CLKL-DAT})}$ | Delay time, MMC_CLK falling clock edge to MMC_DATn transition | -7.4  |     | 7.4 | ns   |

(1) n in MMC\_DATn is 0 to 7.

**Figure 5-53. MMCi\_CMD and MMCi\_DATn Output Timing—HSPE=0<sup>(1)</sup>**


(1) i in MMCi\_CLK, MMCi\_CMD, and MMCi\_DATn is 0 or 1, where n = 0 to 7.

**Table 5-70. Switching Characteristics for MMC1\_CMD and MMC1\_DATn—HSPE=0 when operating in DDR mode<sup>(1)</sup>**

(see Figure 5-54)

| NO.   | PARAMETER                |   | 1.8 V |     |     | UNIT |
|-------|--------------------------|---|-------|-----|-----|------|
|       |                          |   | MIN   | TYP | MAX |      |
| MMC10 | $t_{d(\text{CLKL-CMD})}$ | Delay time, MMC_CLK falling clock edge to MMC_CMD transition            | -4.4  |     | 2.2 | ns   |
| MMC11 | $t_{d(\text{CLKL-DAT})}$ | Delay time, MMC_CLK rising or falling clock edge to MMC_DATn transition | -4.4  |     | 2.2 | ns   |

(1) n in MMC\_DATn is 0 to 7.



**Figure 5-54. MMC1\_CMD and MMC1\_DATn Output Timing—HSPE=0 – DDR Mode<sup>(1)</sup>**

(1) i in MMCi\_CLK, MMCi\_CMD, and MMCi\_DATn is 1, where n = 0 to 7.

### 5.9.4.11 PCIESS

For more details about features and additional description information on the device Peripheral Component Interconnect Express, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

### 5.9.4.12 PRU-ICSS

The device has integrated two identical PRU subsystems (PRU-ICSS\_0 and PRU-ICSS\_1). The programmable nature of the PRU cores, along with their access to pins, events and all device resources, provides flexibility in implementing fast real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores of the device.

For more details about features and additional description information on the device Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

#### NOTE

The PRU-ICSS\_0 and PRU-ICSS\_1 support an internal wrapper multiplexing that expands the device top-level multiplexing. Signal naming in this section must match the internal wrapper multiplexing.

For more information, please refer to the Device TRM, Chapter *Processors and Accelerators*, Section *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)*.

#### 5.9.4.12.1 Programmable Real-Time Unit (PRU-ICSS PRU)

#### NOTE


The PRU-ICSS PRU signals have different functionality depending on the mode of operation. The signal naming in this section matches the naming used in the PRU Module Interface section in the device TRM.

##### 5.9.4.12.1.1 PRU-ICSS PRU Direct Input/Output Mode Electrical Data and Timing

**Table 5-71. PRU-ICSS PRU Timing Requirements - Direct Input Mode**

| NO.   | PARAMETER                     | MIN                         | MAX | UNIT |
|-------|-------------------------------|-----------------------------|-----|------|
| PRDI1 | $t_{w(GPI)}$ Pulse width, GPI | $2 \times P$ <sup>(1)</sup> |     | ns   |

(1) P = ICSS\_n\_COREn\_CLK clock period, where n = 0 or 1.



SPRS91x\_TIMING\_PRU\_01


Figure 5-55. PRU-ICSS PRU Direct Input Timing

(1) m in GPI[m:0] = 19.

Table 5-72. PRU-ICSS PRU Switching Requirements – Direct Output Mode

| NO.   | PARAMETER            |                                | MIN              | MAX | UNIT |
|-------|----------------------|--------------------------------|------------------|-----|------|
| PRDO1 | $t_w(\text{GPO})$    | Pulse width, GPO               | $2 \times P$ (1) |     | ns   |
| PRDO2 | $t_{sk}(\text{GPO})$ | Skew between GPO[19:0] signals |                  | 3   | ns   |

(1) P = ICSS\_n\_COREn\_CLK clock period, where n = 0 or 1.



SPRS91x\_TIMING\_PRU\_02

Figure 5-56. PRU-ICSS PRU Direct Output Timing


(1) n in GPO[n:0] = 19.

5.9.4.12.1.2 PRU-ICSS PRU Parallel Capture Mode Electrical Data and Timing

Table 5-73. PRU-ICSS PRU Timing Requirements – Parallel Capture Mode

| NO.   | PARAMETER                       |   | MIN | MAX | UNIT |
|-------|---------------------------------|---|-----|-----|------|
| PRPC1 | $t_w(\text{CLOCKIN})$           | Cyle time, CLOCKIN                      | 20  |     | ns   |
| PRPC2 | $t_w(\text{CLOCKINL})$          | Pulse duration, CLOCKIN low             | 10  |     | ns   |
| PRPC3 | $t_w(\text{CLOCKINH})$          | Pulse duration, CLOCKIN high            | 10  |     | ns   |
| PRPC4 | $t_{su}(\text{DATAIN-CLOCKIN})$ | Setup time, DATAIN valid before CLOCKIN | 4.4 |     | ns   |
| PRPC5 | $t_h(\text{CLOCKIN-DATAIN})$    | Hold time, DATAIN valid after CLOCKIN   | 0   |     | ns   |

(1) P = ICSS\_n\_COREn\_CLK clock period, where n = 0 or 1.




SPRS91x\_TIMING\_PRU\_03

Figure 5-57. PRU-ICSS PRU Parallel Capture Timing – Rising Edge Mode

ADVANCE INFORMATION





SPRS91x\_TIMING\_PRU\_04


Figure 5-58. PRU-ICSS PRU Parallel Capture Timing – Falling Edge Mode

5.9.4.12.1.3 PRU-ICSS PRU Shift Mode Electrical Data and Timing

Table 5-74. PRU-ICSS PRU Timing Requirements – Shift In Mode

| NO.   | PARAMETER                                | MIN                    | MAX | UNIT |
|-------|--|------------------------|-----|------|
| PRSI1 | $t_w(\text{DATAIN})$ Pulse width, DATAIN | $2 \times P^{(1)} + 3$ |     | ns   |

(1) P = Internal shift in clock period, defined by PRUn\_GPI\_DIV0 and PRUn\_GPI\_DIV1 bit fields in the PRUSS\_GPCFGn register. For more information, see section *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)* in chapter *Processors and Accelerators* of the device TRM.




SPRS91x\_TIMING\_PRU\_05

Figure 5-59. PRU-ICSS PRU Shift In Timing

Table 5-75. PRU-ICSS PRU Switching Requirements – Shift Out Mode

| NO.   | PARAMETER  | MIN                  | MAX                  | UNIT |
|-------|--|----------------------|----------------------|------|
| PRSO1 | $t_c(\text{CLOCKOUT})$ Cycle time, CLOCKOUT                          | 13.3                 |                      | ns   |
| PRSO2 | $t_w(\text{CLOCKOUT})$ Pulse width, CLOCKOUT                         | $0.4 \times P^{(1)}$ | $0.5 \times P^{(1)}$ | ns   |
| PRSO3 | $t_d(\text{CLOCKOUT-DATAOUT})$ Delay time, CLOCKOUT to DATAOUT valid | -1.5                 | 3                    | ns   |

(1) P = Software programmable shift out clock period, defined by PRUn\_GPO\_DIV0 and PRUn\_GPO\_DIV1 bit fields in the PRUSS\_GPCFGn register. For more information, see section *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)* in chapter *Processors and Accelerators* of the device TRM.



SPRS91x\_TIMING\_PRU\_06


Figure 5-60. PRU-ICSS PRU Shift Out Timing

5.9.4.12.2 PRU-ICSS EtherCAT™ (PRU-ICSS ECAT)

5.9.4.12.2.1 PRU-ICSS ECAT Electrical Data and Timing

**Table 5-76. PRU-ICSS ECAT Timing Requirements – Input Validated With SYNCx**

| NO.   | PARAMETER                                       |   | MIN    | MAX | UNIT |
|-------|---|---|--------|-----|------|
| EDCS1 | $t_w(\text{EDC\_SYNCx\_OUT})$                   | Pulse width, EDC_SYNCx_OUT                                      | 100.00 |     | ns   |
| EDCS2 | $t_{su}(\text{EDIO\_DATA\_IN-EDC\_SYNCx\_OUT})$ | Setup time, EDIO_DATA_IN valid before EDC_SYNCx_OUT rising edge | 20.00  |     | ns   |
| EDCS3 | $t_h(\text{EDC\_SYNCx\_OUT-EDIO\_DATA\_IN})$    | Hold time, EDIO_DATA_IN valid after EDC_SYNCx_OUT rising edge   | 20.00  |     | ns   |



SPRS91x\_TIMING\_PRU\_ECATA\_02

**Figure 5-61. PRU-ICSS ECAT Input Validated With SYNCx Timing****Table 5-77. PRU-ICSS ECAT Timing Requirements – LATCHx\_IN**

| NO.   | PARAMETER                     |                               | MIN                | MAX | UNIT |
|-------|-------------------------------|-------------------------------|--------------------|-----|------|
| EDCL1 | $t_w(\text{EDC\_LATCHx\_IN})$ | Pulse duration, EDC_LATCHx_IN | $3 \times P^{(1)}$ |     | ns   |

(1) P = ICSS\_n\_IEP\_CLK, where n = 0 or 1.



SPRS91x\_TIMING\_PRU\_ECATA\_04

**Figure 5-62. PRU-ICSS ECAT LATCHx\_IN Timing****Table 5-78. PRU-ICSS ECAT Switching Requirements – Digital IOs**

| NO.    | PARAMETER                        |                    | MIN | MAX | UNIT |
|--------|----------------------------------|--------------------|-----|-----|------|
| EDIOD1 | $t_{sk}(\text{EDIO\_DATA\_OUT})$ | EDIO_DATA_OUT skew |     | 8   | ns   |



SPRS91x\_TIMING\_PRU\_EDIO\_DATA\_OUT

**Figure 5-63. PRU-ICSS EDIO DATA\_OUT Timing**


(1) n in EDIO\_DATA\_OUT[n:0] = 3.

### 5.9.4.12.3 PRU-ICSS MII\_RT and Switch

#### 5.9.4.12.3.1 PRU-ICSS MDIO Electrical Data and Timing

**Table 5-79. PRU-ICSS MDIO\_Timing Requirements – MDIO\_DATA**

| NO.    | PARAMETER   | MIN | MAX | UNIT |
|--------|---|-----|-----|------|
| PRMDI1 | $t_{su}(MDIO-MDC)$ Setup time, MDIO valid before MDC high | 90  |     | ns   |
| PRMDI2 | $t_h(MDIO-MDC)$ Hold time, MDIO valid from MDC high       | 0   |     | ns   |




SPRS91x\_TIMING\_PRU\_MII\_RT\_01

**Figure 5-64. PRU-ICSS MDIO\_DATA Timing – Input Mode**

**Table 5-80. PRU-ICSS MDIO Switching Characteristics – MDIO\_CLK**

| NO.   | PARAMETER                            | MIN | MAX | UNIT |
|-------|--------------------------------------|-----|-----|------|
| PRMC1 | $t_c(MDC)$ Cycle time, MDC           | 400 |     | ns   |
| PRMC2 | $t_w(MDCH)$ Pulse duration, MDC high | 160 |     | ns   |
| PRMC3 | $t_w(MDCL)$ Pulse duration, MDC low  | 160 |     | ns   |
| PRMC4 | $t_t(MDC)$ Transition time, MDC      |     | 5   | ns   |




SPRS91x\_TIMING\_PRU\_MII\_RT\_02

**Figure 5-65. PRU-ICSS MDIO\_CLK Timing**

**Table 5-81. PRU-ICSS MDIO Switching Characteristics – MDIO\_DATA**

| NO.    | PARAMETER  | MIN | MAX | UNIT |
|--------|--|-----|-----|------|
| PRMDO1 | $t_d(MDC-MDIO)$ Delay time, MDC high to MDIO valid | 10  | 390 | ns   |




SPRS91x\_TIMING\_PRU\_MII\_RT\_03

**Figure 5-66. PRU-ICSS MDIO\_DATA Timing – Output Mode**

**5.9.4.12.3.2 PRU-ICSS MII\_RT Electrical Data and Timing**

**Table 5-82. PRU-ICSS MII\_RT Timing Requirements – MII\_RXCLK**

| NO.   | PARAMETER       |                            | SPEED    | MIN    | MAX    | UNIT |
|-------|-----------------|----------------------------|----------|--------|--------|------|
| PMIR1 | $t_{c(RXCLK)}$  | Cycle time, RXCLK          | 10 Mbps  | 399.96 | 400.04 | ns   |
|       |                 |                            | 100 Mbps | 39.996 | 40.004 | ns   |
| PMIR2 | $t_{w(RXCLKH)}$ | Pulse duration, RXCLK high | 10 Mbps  | 140    | 260    | ns   |
|       |                 |                            | 100 Mbps | 14     | 26     | ns   |
| PMIR3 | $t_{w(RXCLKL)}$ | Pulse duration, RXCLK low  | 10 Mbps  | 140    | 260    | ns   |
|       |                 |                            | 100 Mbps | 14     | 26     | ns   |
| PMIR4 | $t_{t(RXCLK)}$  | Transition time, RXCLK     | 10 Mbps  |        | 3      | ns   |
|       |                 |                            | 100 Mbps |        | 3      | ns   |




SPRS91x\_TIMING\_PRU\_MII\_RT\_04

**Figure 5-67. PRU-ICSS MII\_RXCLK Timing**

**Table 5-83. PRU-ICSS MII\_RT Timing Requirements – MII\_TXCLK**

| NO.   | PARAMETER       |                            | SPEED    | MIN    | MAX    | UNIT |
|-------|-----------------|----------------------------|----------|--------|--------|------|
| PMIT1 | $t_{c(TXCLK)}$  | Cycle time, TXCLK          | 10 Mbps  | 399.96 | 400.04 | ns   |
|       |                 |                            | 100 Mbps | 39.996 | 40.004 | ns   |
| PMIT2 | $t_{w(TXCLKH)}$ | Pulse duration, TXCLK high | 10 Mbps  | 140    | 260    | ns   |
|       |                 |                            | 100 Mbps | 14     | 26     | ns   |
| PMIT3 | $t_{w(TXCLKL)}$ | Pulse duration, TXCLK low  | 10 Mbps  | 140    | 260    | ns   |
|       |                 |                            | 100 Mbps | 14     | 26     | ns   |
| PMIT4 | $t_{t(TXCLK)}$  | Transition time, TXCLK     | 10 Mbps  |        | 3      | ns   |
|       |                 |                            | 100 Mbps |        | 3      | ns   |




SPRS91x\_TIMING\_PRU\_MII\_RT\_05

**Figure 5-68. PRU-ICSS MII\_TXCLK Timing**

ADVANCE INFORMATION

**Table 5-84. PRU-ICSS MII\_RT Timing Requirements – MII\_RXD[3:0], MII\_RXDV, and MII\_RXER**

| NO.   | PARAMETER   | SPEED   | MIN      | MAX | UNIT |    |   |
|-------|---|---------|----------|-----|------|----|---|
| PMIR5 | $t_{su}(RXD-RXCLK)$ Setup time, RXD[3:0] valid before RXCLK | 10 Mbps | 8        |     | ns   |    |   |
|       | $t_{su}(RXDV-RXCLK)$ Setup time, RXDV valid before RXCLK    |         |          |     |      |    |   |
|       | $t_{su}(RXER-RXCLK)$ Setup time, RXER valid before RXCLK    |         |          |     |      |    |   |
|       |   |         | 100 Mbps | 8   |      | ns |   |
|       |   |         |          |     |      |    | $t_{su}(RXD-RXCLK)$ Setup time, RXD[3:0] valid before RXCLK |
|       |   |         |          |     |      |    | $t_{su}(RXDV-RXCLK)$ Setup time, RXDV valid before RXCLK    |
|       | $t_{su}(RXER-RXCLK)$ Setup time, RXER valid before RXCLK    |         |          |     |      |    |   |
| PMIR6 | $t_h(RXCLK-RXD)$ Hold time, RXD[3:0] valid after RXCLK      | 10 Mbps | 8        |     | ns   |    |   |
|       | $t_h(RXCLK-RXDV)$ Hold time, RXDV valid after RXCLK         |         |          |     |      |    |   |
|       | $t_h(RXCLK-RXER)$ Hold time, RXER valid after RXCLK         |         |          |     |      |    |   |
|       |   |         | 100 Mbps | 8   |      | ns |   |
|       |   |         |          |     |      |    | $t_h(RXCLK-RXD)$ Hold time, RXD[3:0] valid after RXCLK      |
|       |   |         |          |     |      |    | $t_h(RXCLK-RXDV)$ Hold time, RXDV valid after RXCLK         |
|       | $t_h(RXCLK-RXER)$ Hold time, RXER valid after RXCLK         |         |          |     |      |    |   |




SPRS91x\_TIMING\_PRU\_MII\_RT\_06

**Figure 5-69. PRU-ICSS MII\_RXD[3:0], MII\_RXDV, and MII\_RXER Timing**

**Table 5-85. PRU-ICSS MII\_RT Switching Characteristics – MII\_TXD[3:0] and MII\_TXEN**

| NO.   | PARAMETER   | SPEED   | MIN      | MAX | UNIT |    |
|-------|---|---------|----------|-----|------|----|
| PMIT5 | $t_d(TXCLK-TXD)$ Delay time, TXCLK high to TXD[3:0] valid | 10 Mbps | 4        | 25  | ns   |    |
|       | $t_d(TXCLK-TXEN)$ Delay time, TXCLK to TXEN valid         |         |          |     |      |    |
|       |   |         | 100 Mbps | 4   | 25   | ns |
|       |   |         |          |     |      |    |
|       | $t_d(TXCLK-TXEN)$ Delay time, TXCLK to TXEN valid         |         |          |     |      |    |



SPRS91x\_TIMING\_PRU\_MII\_RT\_07

**Figure 5-70. PRU-ICSS MII\_TXD[3:0], MII\_TXEN Timing**

### 5.9.4.12.4 PRU-ICSS Universal Asynchronous Receiver Transmitter (PRU-ICSS UART)

**Table 5-86. PRU-ICSS UART Timing Conditions**

| PARAMETER               |                         | MIN | TYP | MAX | UNIT |
|-------------------------|-------------------------|-----|-----|-----|------|
| <b>Output Condition</b> |                         |     |     |     |      |
| $C_{LOAD}$              | Output load capacitance | 5   |     | 25  | pF   |

**Table 5-87. Timing Requirements for PRU-ICSS UART Receive**


| NO.   | PARAMETER   | MIN                  | MAX                  | UNIT |
|-------|---|----------------------|----------------------|------|
| PRUR1 | $t_{w(RX)}$ Pulse duration, receive start, stop, data bit | 0.96U <sup>(1)</sup> | 1.05U <sup>(1)</sup> | ns   |

(1) U = UART baud time = 1 / programmed baud rate. For more information, see section *PRU-ICSS UART Clock Generation and Control* in the device TRM.

**Table 5-88. Switching Characteristics Over Recommended Operating Conditions for PRU-ICSS UART Transmit**

| NO.   | PARAMETER  | MIN                  | MAX                  | UNIT |
|-------|--|----------------------|----------------------|------|
| PRUT1 | $f_{(baud)}$ Maximum programmable baud rate                | 0                    | 12                   | MHz  |
| PRUT2 | $t_{w(TX)}$ Pulse duration, transmit start, stop, data bit | U <sup>(1)</sup> - 2 | U <sup>(1)</sup> - 2 | ns   |

(1) U = UART baud time = 1 / programmed baud rate. For more information, see section *PRU-ICSS UART Clock Generation and Control* in the device TRM.



(1) i in pri\_uart0\_txd and pri\_uart0\_rxd = 1 or 2

SPRS91x\_TIMING\_PRU\_UART\_01

**Figure 5-71. PRU-ICSS UART Timing**

### 5.9.4.12.5 PRU-ICSS PRU Sigma Delta and EnDAT Modes

**Table 5-89. PRU-ICSS PRU Timing Requirements - Sigma Delta Mode**

| NO.   | PARAMETER                 | DESCRIPTION  | MIN | MAX | UNIT |
|-------|---------------------------|--|-----|-----|------|
| PRSD1 | $t_w(SDx\_CLK)$           | Pulse width, SDx_CLK                               | 20  |     | ns   |
| PRSD2 | $t_{su}(SDx\_D-SDx\_CLK)$ | Setup time, SDx_D valid before SDx_CLK active edge | 10  |     | ns   |
| PRSD3 | $t_h(SDx\_CLK-SDx\_D)$    | Hold time, SDx_D valid before SDx_CLK active edge  | 5   |     | ns   |




Figure 5-72. PRU-ICSS PRU SD\_CLK Falling Active Edge





Figure 5-73. PRU-ICSS PRU SD\_CLK Rising Active Edge

Table 5-90. PRU-ICSS PRU Timing Requirements - EnDAT Mode

| NO.   | PARAMETER                | DESCRIPTION            | MIN | MAX | UNIT |
|-------|--------------------------|------------------------|-----|-----|------|
| PRTE1 | $t_w(\text{ENDATx\_IN})$ | Pulse width, ENDATx_IN | 40  |     | ns   |

Table 5-91. PRU-ICSS PRU Switching Requirements - EnDAT Mode

| NO.   | PARAMETER  | DESCRIPTION                                  | MIN | MAX | UNIT |
|-------|--|--|-----|-----|------|
| PRSE2 | $t_w(\text{ENDATx\_CLK})$                        | Pulse width, ENDATx_CLK                      | 20  |     | ns   |
| PRSE3 | $t_d(\text{ENDATx\_OUT-}\text{ENDATx\_CLK})$     | Delay time, ENDATx_CLK fall to ENDATx_OUT    | -10 | 10  | ns   |
| PRSE4 | $t_d(\text{ENDATx\_OUT\_EN-}\text{ENDATx\_CLK})$ | Delay time, ENDATx_CLK Fall to ENDATx_OUT_EN | -10 | 10  | ns   |



SPRS91x\_TIMING\_PRU\_09

**Figure 5-74. PRU-ICSS PRU EnDAT Timing**

For more information, see section *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)* in chapter *Processors and Accelerators* of the device TRM.

#### 5.9.4.13 QSPI

For more details about features and additional description information on the device Quad Serial Port Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

[Table 5-92](#) and [Table 5-93](#) present timing requirements and switching characteristics for QSPI interface.

**Table 5-92. Timing Requirements for QSPI**

| NO. | PARAMETER         |   | MIN | MAX | UNIT |
|-----|-------------------|---|-----|-----|------|
| Q7  | $t_{su(D-RTCLK)}$ | Setup time, QSPI_D[3:0] valid before active QSPI_RTCLK edge | 1.5 |     | ns   |
| Q8  | $t_{h(RTCLK-D)}$  | Hold time, QSPI_D[3:0] valid after inactive QSPI_RTCLK edge | 0   |     | ns   |






Figure 5-75. QSPI Read (Mode [3:0])

Table 5-93. Switching Characteristics for QSPI

| NO. | PARAMETER             |   | MIN                   | MAX | UNIT |
|-----|-----------------------|---|-----------------------|-----|------|
| Q1  | $t_c(\text{CLK})$     | Cycle time, QSPI_CLK                                      | 10.42 <sup>(1)</sup>  |     | ns   |
| Q2  | $t_w(\text{CLK L})$   | Pulse duration, QSPI_CLK low                              | $0.48 \times P^{(2)}$ |     | ns   |
| Q3  | $t_w(\text{CLK H})$   | Pulse duration, QSPI_CLK high                             | $0.48 \times P^{(2)}$ |     | ns   |
| Q4  | $t_d(\text{CSn-CLK})$ | Delay time, QSPI_CSn active edge to QSPI_CLK transition   | 5.00                  |     | ns   |
| Q5  | $t_d(\text{CLK-CSn})$ | Delay time, QSPI_CLK transition to QSPI_CSn inactive edge | 5.00                  |     | ns   |
| Q6  | $t_d(\text{CLK-D0})$  | Delay time, QSPI_CLK active edge to QSPI_D[0] transition  | 0                     | 2   | ns   |

(1) Maximum supported frequency is 96 MHz (Mode 0 only).

(2) P = QSPI\_CLK period.




Figure 5-76. QSPI Write (Mode [3:0])

For more information, see section *Quad Serial Peripheral Interface (QSPI)* in chapter *Peripherals* of the device TRM.

### 5.9.4.14 SPI

For more details about features and additional description information on the device Serial Port Interface, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

For more information, see section *Serial Peripheral Interface (SPI)* in chapter *Peripherals* of the device TRM.

#### 5.9.4.14.1 SPI—Slave Mode

Table 5-94, Table 5-95, Figure 5-77, and Figure 5-78 present Timing Requirements for SPI - Slave Mode.

**Table 5-94. Timing Requirements for SPI Input Timings—Slave Mode**

| NO. | PARAMETER             |  | MIN                  | MAX                  | UNIT |
|-----|-----------------------|--|----------------------|----------------------|------|
| S1  | $t_{c(SPICLK)}$       | Cycle time, SPI_CLK  | 40                   |                      | ns   |
| S2  | $t_{w(SPICLK_L)}$     | Typical Pulse duration, SPI_CLK low  | 0.45P <sup>(1)</sup> | 0.45P <sup>(1)</sup> | ns   |
| S3  | $t_{w(SPICLK_H)}$     | Typical Pulse duration, SPI_CLK high   | 0.45P <sup>(1)</sup> | 0.45P <sup>(1)</sup> | ns   |
| S4  | $t_{su(SIMO-SPICLK)}$ | Setup time, SPI_D[x] (SIMO) valid before SPI_CLK active edge <sup>(2)(3)</sup>                         | 2                    |                      | ns   |
| S5  | $t_{h(SPICLK-SIMO)}$  | Hold time, SPI_D[x] (SIMO) valid after SPI_CLK active edge <sup>(2)(3)</sup>                           | 2                    |                      | ns   |
| S8  | $t_{su(CS-SPICLK)}$   | Setup time, SPI_CS valid before SPI_CLK first edge <sup>(2)</sup>                                      | 2                    |                      | ns   |
| S9  | $t_{h(SPICLK-CS)}$    | Hold time, SPI_CS valid after SPI_CLK last edge <sup>(2)</sup>   | 2                    |                      | ns   |
|     | $t_{d(CS-SPICLK)}$    | Required delay from SPIx_CS asserted at slave to first SPI_CLK edge at slave. Phase = 0                | C + 5 <sup>(4)</sup> |                      | ns   |
|     | $t_{d(CS-SPICLK)}$    | Required delay from SPIx_CS asserted at slave to first SPI_CLK edge at slave. Phase = 1                | A + 5 <sup>(4)</sup> |                      | ns   |
|     | $t_{d(SPICLK-CS)}$    | Required delay from final SPI_CLK edge before SPI_CS is deasserted at slave. Phase = 0                 | G + 5 <sup>(4)</sup> |                      | ns   |
|     | $t_{d(SPICLK-CS)}$    | Required delay from final SPI_CLK edge before SPI_CS is deasserted at slave. Phase = 1                 | E + 5 <sup>(4)</sup> |                      | ns   |
|     | $t_{d(CSH-SPCN)}$     | Minimum delay from slave deselected (SPI_CS deasserted) to SPI_CLK edge (for another slave on the bus) | C + 5 <sup>(4)</sup> |                      | ns   |

(1) P = SPI\_CLK period.

(2) This timing applies to all configurations regardless of SPIx\_CLK polarity and which clock edges are used to drive output data and capture input data.


(3) Pins SPIx\_D0 and SPIx\_D1 can function as SIMO or SOMI.

(4) A = (2 × P2) + (0.5 × SPI\_CLK)  
 C = (2 × P2)  
 E = (1 × P2)  
 G = (1 × P2) + (0.5 × SPI\_CLK)  
 P2 = 1 / (SYSCLK1 / 6)

**Table 5-95. Switching Characteristics for SPI Output Timings—Slave Mode**

| NO. | PARAMETER            |   | MIN                   | MAX                       | UNIT |
|-----|----------------------|---|-----------------------|---------------------------|------|
| S6  | $t_{d(SPICLK-SOMI)}$ | Delay time, SPI_CLK active edge to SPI_D[x] (SOMI) transition <sup>(1)(2)</sup>     | 0                     | 12                        | ns   |
| S7  | $t_{ena(CS-SOMI)}$   | Delay from master asserting SPIx_CS to slave driving SPIx_SOMI valid <sup>(2)</sup> | 0                     | 5                         | ns   |
| S10 | $t_{dis(CS-SOMI)}$   | Delay from master deasserting SPIx_CS to slave 3-stating SPIx_SOMI <sup>(2)</sup>   | 1 × P2 <sup>(3)</sup> | 1 × P2 <sup>(3)</sup> + 5 | ns   |

- (1) This timing applies to all configurations regardless of SPIx\_CLK polarity and which clock edges are used to drive output data and capture input data.
- (2) Pins SPIx\_D0 and SPIx\_D1 can function as SIMO or SOMI.
- (3)  $P2 = 1 / (\text{SYSCLK1} / 6)$ .



SPI\_01

Figure 5-77. SPI Slave Mode Receive Timing

ADVANCE INFORMATION




Figure 5-78. SPI Slave Mode Transmit Timing

5.9.4.14.2 SPI—Master Mode

Table 5-97, Table 5-98, Figure 5-79 and Figure 5-80 present Timing Requirements for SPI - Master Mode.

Table 5-96. SPI Timing Conditions—Master Mode

| PARAMETER               |                         | MIN | MAX | UNIT |
|-------------------------|-------------------------|-----|-----|------|
| <b>Input Conditions</b> |                         |     |     |      |
| $t_r$                   | Input signal rise time  |     | 4   | ns   |
| $t_f$                   | Input signal fall time  |     | 4   | ns   |
| <b>Output Condition</b> |                         |     |     |      |
| $C_{load}$              | Output load capacitance |     | 20  | pF   |

Table 5-97. Timing Requirements for SPI Input Timings—Master Mode


| NO. | PARAMETER  | MIN | MAX | UNIT |
|-----|--|-----|-----|------|
| S4  | $t_{su(SOMI-SPICLK)}$ <sup>(1)</sup> Setup time, SPI_D[x] (SOMI) valid before SPI_CLK active edge <sup>(2)</sup> | 3   |     | ns   |
| S5  | $t_{h(SPICLK-SOMI)}$ <sup>(1)</sup> Hold time, SPI_D[x] (SOMI) valid after SPI_CLK active edge <sup>(2)</sup>    | 2   |     | ns   |

- (1) This timing applies to all configurations regardless of SPIx\_CLK polarity and which clock edges are used to capture input data.  
(2) Pins SPIx\_D0 and SPIx\_D1 can function as SIMO or SOMI.

**Table 5-98. Switching Characteristics for SPI Output Timings—Master Mode**

| NO. | PARAMETER            |  | MIN                         | MAX                  | UNIT                 |    |
|-----|----------------------|--|-----------------------------|----------------------|----------------------|----|
| S1  | $t_{c(SPICLK)}$      | Cycle time, SPI_CLK  | 20 <sup>(5)</sup>           |                      | ns                   |    |
| S2  | $t_{w(SPICLKl)}$     | Typical Pulse duration, SPI_CLK low  | 0.45P <sup>(1)</sup>        | 0.45P <sup>(1)</sup> | ns                   |    |
| S3  | $t_{w(SPICLKH)}$     | Typical Pulse duration, SPI_CLK high   | 0.45P <sup>(1)</sup>        | 0.45P <sup>(1)</sup> | ns                   |    |
| S3R | $t_{r(SPICLK)}$      | Rising time, SPI_CLK   |                             | 5                    | ns                   |    |
| S3F | $t_{f(SPICLK)}$      | Falling time, SPI_CLK  |                             | 5                    | ns                   |    |
| S6  | $t_{d(SPICLK-SIMO)}$ | Delay time, SPI_CLK active edge to SPI_D[x] (SIMO) transition <sup>(2)</sup> | -2                          | 2                    | ns                   |    |
| S8  | $t_{d(CS-SPICLK)}$   | Delay time, SPI_CS active to SPI_CLK first edge                              | Mode 1 and 3 <sup>(3)</sup> | A - 5 <sup>(4)</sup> | B + 5 <sup>(4)</sup> | ns |
|     |                      |  | Mode 0 and 2 <sup>(3)</sup> | C - 5 <sup>(4)</sup> | D + 5 <sup>(4)</sup> | ns |
| S9  | $t_{d(SPICLK-CS)}$   | Delay time, SPI_CLK last edge to SPI_CS inactive                             | Mode 1 and 3 <sup>(3)</sup> | E - 5 <sup>(4)</sup> | F + 5 <sup>(4)</sup> | ns |
|     |                      |  | Mode 0 and 2 <sup>(3)</sup> | G - 5 <sup>(4)</sup> | H + 5 <sup>(4)</sup> | ns |

- (1) P = SPI\_CLK period.  
(2) Pins SPIx\_D0 and SPIx\_D1 can function as SIMO or SOMI.  
(3) The polarity of SPIx\_CLK and the active edge (rising or falling) on which spix\_simo is driven and spix\_somi is latched is all software configurable:  
– PHASE = 1 Mode 3 and Mode 1.  
– PHASE = 0 Mode 2 and Mode 0.  
(4) A =  $(2 \times P2) + (0.5 \times SPI\_CLK)$   
B =  $(2 \times P2) + (C2TDELAY + 1) \times P2 + (0.5 \times SPI\_CLK)$   
C =  $(2 \times P2)$   
D =  $(2 \times P2) + (C2TDELAY + 1) \times P2$   
E =  $(1 \times P2)$   
F =  $(1 \times P2) + ((T2CDELAY + 1) \times P2)$   
G =  $(1 \times P2) + (0.5 \times SPI\_CLK)$   
H =  $(1 \times P2) + ((T2CDELAY + 1) \times P2) + (0.5 \times SPI\_CLK)$   
P2 =  $1 / (SYSCLK1 / 6)$   
(5) Minimum clock period is dependent on SYSCLK1 and SPI module prescaler settings and may be higher than shown in the table.



SPI\_03

Figure 5-79. SPI Master Mode Receive Timing




Figure 5-80. SPI Master Mode Transmit Timing

5.9.4.15 Timers

For more details about features and additional description information on the device Timers, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

Table 5-99. Timer Input Timing Requirements

| NO. | PARAMETER      |                      | MIN                | MAX | UNIT |
|-----|----------------|----------------------|--------------------|-----|------|
| T1  | $t_{w(TINPH)}$ | Pulse duration, high | 12C <sup>(1)</sup> |     | ns   |
| T2  | $t_{w(TINPL)}$ | Pulse duration, low  | 12C <sup>(1)</sup> |     | ns   |


(1) C=1/SYSCLK1 in ns. SYSCLK1 clock is sourced from the main PLL.

Table 5-100. Timer Output Switching Characteristics

| NO. | PARAMETER      |                      | MIN                    | MAX | UNIT |
|-----|----------------|----------------------|------------------------|-----|------|
| T3  | $t_{w(TOUTH)}$ | Pulse duration, high | 12C <sup>(1)</sup> - 3 |     | ns   |
| T4  | $t_{w(TOUTL)}$ | Pulse duration, low  | 12C <sup>(1)</sup> - 3 |     | ns   |

ADVANCE INFORMATION

(1)  $C=1/SYSCLK1$  in ns. SYSCLK1 clock is sourced from the main PLL.



**Figure 5-81. Timer Timing**

For more information, see section *Timers* in chapter *Peripherals* of the device TRM.



5.9.4.16 UART

For more details about features and additional description information on the device Universal Asynchronous Receiver Transmitter, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

Table 5-101, Figure 5-82, and Figure 5-85 present Timing Requirements for UART interface.

Table 5-101. Timing Requirements for UART

| NO.                   |                  |   | MIN           | MAX           | UNIT |
|-----------------------|------------------|---|---------------|---------------|------|
| <b>Receive Timing</b> |                  |   |               |               |      |
| U4                    | $t_{w(RXSTART)}$ | Pulse width, receive start bit            | $0.96U^{(1)}$ | $1.05U^{(1)}$ | ns   |
| U5                    | $t_{w(RXH)}$     | Pulse width, receive data/parity bit high | $0.96U^{(1)}$ | $1.05U^{(1)}$ | ns   |
|                       | $t_{w(RXL)}$     | Pulse width, receive data/parity bit low  | $0.96U^{(1)}$ | $1.05U^{(1)}$ | ns   |
| U6                    | $t_{w(RXSTOP)}$  | Pulse width, receive stop bit             | $0.96U^{(1)}$ | $1.05U^{(1)}$ | ns   |

- (1) U = UART baud time = 1 / programmed baud rate.
- (2) P = 1/(SYSCLK1/6). SYSCLK1 clock is sourced from the main PLL.




Figure 5-82. UART Receive Timing Waveform

Table 5-102, Figure 5-83, and Figure 5-84 present Switching Characteristics for UART interface.

Table 5-102. Switching Characteristics Over Recommended Operating Conditions for UART

| NO.                                 | PARAMETER          |   | MIN              | MAX              | UNIT |
|-------------------------------------|--------------------|---|------------------|------------------|------|
| <b>Transmit Timing</b>              |                    |   |                  |                  |      |
| U1                                  | $t_{w(TXSTART)}$   | Pulse width, transmit start bit                 | $U^{(1)} - 2$    | $U^{(1)} + 2$    | ns   |
| U2                                  | $t_{w(TXH)}$       | Pulse width, transmit data/parity bit high      | $U^{(1)} - 2$    | $U^{(1)} + 2$    | ns   |
|                                     | $t_{w(TXL)}$       | Pulse width, transmit data/parity bit low       | $U^{(1)} - 2$    | $U^{(1)} + 2$    | ns   |
| U3                                  | $t_{w(TXSTOP1)}$   | Pulse width, transmit stop bit 1                | $U^{(1)} - 2$    | $U^{(1)} + 2$    | ns   |
|                                     | $t_{w(TXSTOP1.5)}$ | Pulse width, transmit stop bit 1.5              | $1.5U^{(1)} - 2$ | $1.5U^{(1)} + 2$ | ns   |
|                                     | $t_{w(TXSTOP2)}$   | Pulse width, transmit stop bit 2                | $2U^{(1)} - 2$   | $2U^{(1)} + 2$   | ns   |
| <b>Autoflow Timing Requirements</b> |                    |   |                  |                  |      |
| U7                                  | $t_{d(RX-RTSH)}$   | Delay time, STOP bit received to RTS deasserted | $P^{(2)}$        | $5P^{(2)}$       | ns   |
| U8                                  | $t_{d(CTSL-TX)}$   | Delay time, CTS asserted to START bit transmit  | $P^{(2)}$        | $5P^{(2)}$       | ns   |

- (1) U = UART baud time = 1 / programmed baud rate.
- (2) P = 1/(SYSCLK1/6). SYSCLK1 clock is sourced from the main PLL.






Figure 5-83. UART Transmit Timing Waveform



**Figure 5-84. UART RTS (RXD Stop to RTS Output) – Autoflow Timing Waveform**



**Figure 5-85. UART CTS (CTS to TXD Start Output) — Autoflow Timing Waveform**

For more information, see section *Universal Asynchronous Receiver/Transmitter (UART)* in chapter *Peripherals* of the device TRM.

#### 5.9.4.17 USB

The USB 2.0 subsystem is fully-compliant with the Universal Serial Bus (USB) Specification, revision 2.0. Refer to the specification for timing details.

For more details about features and additional description information on the device Universal Serial Bus Subsystem (USB), see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

For more information, see section *Universal Serial Bus Subsystem (USB)* in chapter *Peripherals* of the device TRM.

### 5.9.5 Emulation and Debug Subsystem

#### 5.9.5.1 IEEE 1149.1 Standard-Test-Access Port (JTAG)

For more details about features and additional description information on the device IEEE 1149.1 Standard-Test-Access Port, see the corresponding sections within [Section 4.3, Signal Descriptions](#) and [Section 6, Detailed Description](#).

##### 5.9.5.1.1 JTAG Electrical Data and Timing


[Table 5-103](#), [Table 5-104](#), and [Figure 5-86](#) assume testing over the recommended operating conditions and electrical characteristic conditions.

**Table 5-103. Timing Requirements for IEEE 1149.1 JTAG**

| NO. |                          |  | MIN | MAX | UNIT |
|-----|--------------------------|--|-----|-----|------|
| J1  | $t_c(\text{TCK})$        | Cycle time, TCK                          | 23  |     | ns   |
| J1H | $t_w(\text{TCKH})$       | Pulse duration, TCK high (40% of $t_c$ ) | 9.2 |     | ns   |
| J1L | $t_w(\text{TCKL})$       | Pulse duration, TCK low(40% of $t_c$ )   | 9.2 |     | ns   |
| J3  | $t_{su}(\text{TDI-TCK})$ | Input setup time, TDI valid to TCK high  | 2   |     | ns   |
|     | $t_{su}(\text{TMS-TCK})$ | Input setup time, TMS valid to TCK high  | 2   |     | ns   |
| J4  | $t_h(\text{TCK-TDI})$    | Input hold time, TDI valid from TCK high | 10  |     | ns   |
|     | $t_h(\text{TCK-TMS})$    | Input hold time, TMS valid from TCK high | 10  |     | ns   |

**Table 5-104. Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG**

| NO. | PARAMETER   | MIN | MAX  | UNIT |
|-----|---|-----|------|------|
| J2  | $t_{d(TCKL-TDOV)}$ Delay time, TCK low to TDO valid |     | 8.24 | ns   |



**Figure 5-86. JTAG Test-Port Timing**

## 6 Detailed Description

### 6.1 Overview

The 66AK2G0x SoC is a low-cost, low-power device based on TI KeyStone II (KS2) Multicore SoC architecture. It is optimized to achieve better power efficiency at similar performance compared to the preceding devices in the KS2 family. In addition to cost and power optimization, the device also integrates peripherals that facilitate industrial communications, control automotive and performance audio applications. It incorporates the performance-optimized Cortex-A15 and a C66x DSP core, built to meet the processing and system-level integration needs of automotive amplifiers, enterprise media gateway, focused end equipment (FEE), and broad-market applications (software-defined radio (SDR), ProAudio, emerging equipment that requires a low-power A15 or C66-class SoC).


---

#### NOTE

For more information on features, subsystems, and architecture of superset 66AK2G0x System on Chip (SoC), see the device TRM.

---

## 6.2 Functional Block Diagram



ADVANCE INFORMATION

intro\_001

Copyright © 2016, Texas Instruments Incorporated

### 6.3 ARM A15

The ARM Subsystem (ARMSS) of the SoC integrates a single Cortex-A15 processor with additional logic for bus protocol conversion, local power management, and various debug and trace enhancements.

The Cortex-A15 processor is an ARMv7A-compatible, multi-issue out-of-order superscalar execution engine with integrated L1 caches.

The implementation also supports advanced SIMDv2 (NEON™ technology) and VFPv4 (vector floating point) architecture extensions, security, virtualization, LPAA (large physical address extension), and multiprocessing extensions.

The ARM Subsystem includes a 512KB L2 cache and support for AMBA4 AXI and AXI coherence extension (ACE) protocols.

---

#### NOTE

The **ARM Subsystem** is also referred to as **ARM CorePac**.

---

The ARM subsystem supports the following key features:

- ARM Cortex-A15 processor, full implementation of ARMv7-A architecture instruction set
- 32KB L1 instruction (L1I) and data (L1D) caches
- 512KB L2 cache
- Super scalar, variable-length, out-of-order pipeline (12 stage in-order, 3-12 stage out-of-order)
- 128-bit instruction fetch
- 3-wide instruction decode
- 3-wide instruction dispatch
- 8-wide instruction issue
- Dynamic branch prediction with Branch Target Buffer (BTB) and Global History Buffer (GHB), a return stack, and an indirect predictor
- Integrated Neon and VFP (Vector Floating Point unit)
- Support for security and virtualization extensions
- Error Correction Code (ECC) protection for L1 data cache and L2 cache, parity protection for L1 instruction cache
- 32-entry fully-associative L1 Translation Look-aside Buffers (TLBs), for instruction fetch, data loads, and data stores
- 512-entry 4-way set-associative L2 TLB
- AMBA 4.0 AXI Coherency Extension (ACE) master port which is directly connected to MSMC (Multicore Shared Memory Controller) for low-latency access to shared MSMC SRAM
- Dedicated ARM clocking (ARM\_PLL) for full flexibility in performance trade-offs
- Support for four integrated generic timers, in addition to 1 dedicated SoC-level watchdog timer (TIMER\_5)
- Support for invasive (stop-mode) and non-invasive (tracing, performance monitoring) debug modes and cross triggering for multiprocessor debugging
- Support for processor instruction trace using Program Trace Macrocell (PTM) and data trace (printf style debug) using System Trace Macrocell (STM)
- Support for up to 480 interrupt requests via the ARM Interrupt Controller (ARM INTIC) module

The ARM subsystem does not support the following features:

- ACP (Accelerator Coherency Port) Slave
- Native AXI Master interface (only MSMC option is used)

The ARM subsystem integrates the following major blocks:

- Single-core ARM Cluster
- AXI2VBUS\_MASTER
- Debug and Trace components
- ARM\_VBUSP registers
- ARM INTC
- Global Timebase Counter (GTC)
- Various interfaces for interaction with other SoC subsystems and modules

For more information, see section *ARM Cortex-A15 Subsystem* in chapter *Processors and Accelerators* of the device TRM.

## 6.4 C66x DSP Subsystem

The C66x DSP is the next-generation fixed-point and floating-point DSP. The new DSP enhances the C674x, which merged the C67x+ floating point and the C64x+ fixed-point instruction set architectures. The C66x DSP is object-code compatible with the C64x+ and C674x DSP.

The DSP subsystem (C66x CorePac) supports the following key features:

- Fixed/Floating-point C66x CPU based on a superset of the C64x+ and C67x+ ISA
- Program Memory Controller (PMC):
  - 32KB Level 1 Program (L1P) Cache/SRAM
- Data Memory Controller (DMC):
  - 32KB L1 Data (L1D) Cache/SRAM
- Unified Memory Controller (UMC):
  - 1024KB L2 Cache/SRAM
- External Memory Controller (EMC):
  - Internal DMA (IDMA) engine
  - One 128-bit VBUSM slave port from TeraNet\_DMA
  - One 32-bit VBUSP master port to TeraNet\_CFG
- XMC (Extended Memory Controller):
  - One 256-bit port to MSMC controller
- Multistream prefetch buffer
- Address extension/translation (32-bit to 36-bit)
- Memory protection for multiple segments
- Memory protection for all internal L1/L2 RAM
- Error Detection for L1P
- Error Detection and Correction for L1D
- Error Detection and Correction for all L2
- Integrated C66x CorePac interrupt controller (INTC) that works in conjunction with Chip-level Interrupt Controller (CIC) for distribution of system interrupts to the C66x core. Interrupts can be routed directly to the C66x core or through the CIC module in a flexible manner
- Integrated leakage and dynamic power management
- Debug/emulation capabilities:
  - Support for halt mode, real time and monitor mode debug capabilities
  - Support for processor instruction trace and system trace (**printf**-style debug)
- Dedicated timer module (TIMER\_0) for the C66x CorePac, integrated at SoC level. TIMER\_0 can be used as either general-purpose timer or watchdog timer

For more information about:

- C66x CorePac, see the *TMS320C66x DSP CorePac User's Guide* ([SPRUGW0](#)).
- C66x CPU core, see the *TMS320C66x DSP CPU and Instruction Set Reference Guide* ([SPRUGH7](#)).
- C66x cache memory system, see the *TMS320C66x DSP Cache User's Guide* ([SPRUGY8](#)).
- C66x debug/trace support, see chapter *On-chip Debug* of the device TRM.

## 6.5 C66x Cache Subsystem

The purpose of this section is to provide an overview of the C66x cache memory architecture and to specify its configuration in this device. Details on the C66x cache functionality can be found in the *TMS320C66x DSP Cache User Guide* ([SPRUGY8](#)).

The device contains a 1024KB level-2 memory (L2), a 32KB level-1 program memory (L1P), and a 32KB level-1 data memory (L1D). Each memory has a unique location in the memory map (see chapter *Memory Map* of the device TRM).

After device reset, L1P and L1D cache are configured as all cache, by default. The L1P and L1D cache can be reconfigured via software through the L1PMODE field of the L1P Configuration Register (L1PMODE) and the L1DMODE field of the L1D Configuration Register (L1DCFG) of the C66x CorePac. L1D is a two-way set-associative cache, while L1P is a direct-mapped cache.

For more information, see section *C66x Cache Subsystem* in chapter *Processors and Accelerators* of the device TRM.

## 6.6 PRU-ICSS

The Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS) consists of:

- Two 32-bit load/store RISC CPU cores — Programmable Real-Time Units (PRU0 and PRU1)
- Data RAMs per PRU core
- Instruction RAMs per PRU core
- Shared RAM
- Peripheral modules
- Interrupt controller (ICSS\_INTC).

The programmable nature of the PRU cores, along with their access to pins, events and all device resources, provides flexibility in implementing fast real-time responses, specialized data handling operations, custom peripheral interfaces, and in offloading tasks from the other processor cores of the device.

The device has integrated two identical PRU subsystems (PRU-ICSS\_0 and PRU-ICSS\_1).

The PRU cores within each PRU-ICSS have access to all resources on the SoC through the Interface Master port, and the external host processors can access the PRU-ICSS resources through the Interface Slave port. The 32-bit interconnect bus connects the various internal and external masters to the resources inside the PRU-ICSS. The PRU cores within the subsystems also have access to all resources on the SoC through the TeraNet DMA Interconnect. A subsystem local Interrupt Controller — ICSS\_INTC handles system input events and posts events back to the device-level host CPUs.

The PRU cores are programmed with a small, deterministic instruction set. Each PRU can operate independently or in coordination with each other and can also work in coordination with the device-level host CPU. This interaction between processors is determined by the nature of the firmware loaded into the PRU's instruction memory.



The PRU subsystem includes the following main features:

- Two PRU CPUs:
  - 20 Enhanced General-Purpose Inputs (EGPI) and 20 Enhanced General-Purpose Outputs (EGPO)
  - Asynchronous capture [Serial Capture Unit (SCU)] with EnDat 2.2 protocol and Sigma-Delta demodulation support
    - NOTE: There is no Sigma-Delta modulator inside the PRU. However, Sigma-Delta support is enabled through digital filtering hardware in the PRU to perform Sinc filtering.**
  - Multiplier with accumulation (MAC)
  - CRC16 and CRC32 HW accelerator
  - 16-KB program RAM per PRU CPU (signified IRAM0 for PRU0 and IRAM1 for PRU1) with ECC
  - 8-KB data RAM per PRU CPU (signified RAM0 for PRU0 and RAM1 for PRU1) with ECC
  - Two high-performance master (initiator) ports on the TeraNet\_DMA interconnect — one per PRU
- 64-KB general purpose memory RAM (signified RAM2) with ECC, shared between PRU0 and PRU1
- One Scratch-Pad (SPAD) memory:
  - 3 Banks of 30 × 32-bit registers
- Broadside direct connect between PRU cores within subsystem. Optional address translation for PRU transaction to External Host
- 16 software events generated by two PRUs
- One Ethernet MII\_RT module (ICSS\_MII\_RT\_CFG) with two MII ports and configurable connections to PRUs
- One MDIO Port (ICSS\_MII\_MDIO) to control external Ethernet PHY
- One Industrial Ethernet Peripheral (IEP) to manage/generate Industrial Ethernet functions:
  - One Industrial Ethernet 64-bit timer with 9 capture and 16 compare events with slow and fast compensation
- 16550-compatible UART with a dedicated 192-MHz clock to support 12-Mbps PROFIBUS
- Enhanced Capture Module (eCAP\_0)
- Interrupt Controller (ICSS\_INTC):
  - Up to 64 input events supported
  - Supports up to 10 interrupt channels
  - Generation of 10 Host interrupts: 2 Host interrupts to PRU0 and PRU1, 1 Host interrupt to PRU-ICSS\_0 and PRU-ICSS\_1, 7 Host interrupts exported from the ICSS for signaling the ARM interrupt controllers (pulse and level provided)
  - Each system event can be enabled and disabled
  - Each host event can be enabled and disabled
  - Hardware prioritization of events
- One 32-bit VBUSP slave (target) port for memory mapped register and internal memories access
- Two (master and slave) 32-bit VBUSP ports for low-latency interface between PRU-ICSS subsystems
- Flexible power management support
- Integrated 32-bit interconnect
- All memories support ECC

For more information, see section *Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)* in chapter *Processors and Accelerators* of the device TRM.

## 6.7 Memory Subsystem

### 6.7.1 MSMC

The Multicore Shared Memory Controller (MSMC) manages traffic among the device ARM, DSP, DMA, other master peripherals, and the DDR EMIF controller. It also provides a shared on-chip SRAM that is accessible by the ARM, DSP and the master peripherals in the device.

The MSMC module has the following features:

- CPU/1 frequency of operation (that is, frequency same as that of the ARM/DSP)
- One 256-bit master interface for connection to external SDRAM (through DDR EMIF controller)
- One 256-bit master interface for connection to TeraNet\_DMA
- One 256-bit slave interface for the DSP
- One 256-bit slave interface for the ARM
- One 256-bit slave interface for accesses to the shared SRAM
- One 256-bit slave interface for accesses to the external SDRAM
- Memory protection for accesses to both the shared SRAM and external SDRAM spaces
- Address extension from 32-bit to 36-bit for larger addressing space
- Error Detection and Correction (EDC) and scrubbing support for the MSMC SRAM
- Level 2 or Level 3 shared SRAM that is accessible by the device ARM, DSP and the master peripherals
- Coherency between ARM L1/L2 cache and EDMA/system master peripherals (through SES/SMS ports) in the SRAM space and SDRAM space

For more information, see section *Multicore Shared Memory Controller (MSMC)* in chapter *Memory Subsystem* of the device TRM.

### 6.7.2 DDR EMIF

This section describes the DDR External Memory Interface (EMIF) for the device.

The DDR EMIF controller supports:

- DDR3L Memory device compliant to JEDEC JESD79-3F and JESD79-3-1 (DDR3L addendum) standards
- 16-bit and 32-bit SDRAM data bus without ECC
- 32-bit SDRAM data bus with 4-bit ECC
- CAS latencies of 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, and 16
- CAS write latencies of 5, 6, 7, 8, 9, 10, 11, and 12
- 1, 2, 4, and 8 internal banks
- Burst length of 8
- Sequential burst type
- 4GB address space available over one chip select
- 33-bit system address for address space of 4GB
- Page sizes with 256, 512, 1024, and 2048 words
- Self-refresh mode
- Power-down mode
- Output impedance calibration
- On-Die Termination (ODT)
- Prioritized refresh scheduling
- Programmable SDRAM refresh rate and backlog counter
- Programmable SDRAM timing parameters

- Only little endian mode
- ECC on SDRAM data bus:
  - 8-bit ECC per 64-bit data quanta without additional cycle latency
  - 1-bit correction and 2-bit detection
  - Statistics for 1-bit ECC and 2-bit ECC errors
  - Programmable address ranges to define ECC protected region
  - ECC calculated and stored on all writes to ECC protected address region
  - ECC verified on all reads to ECC protected address region
  - Two ECC modes supported:
    - Read-Modify-Write (RMW) ECC enabled to support sub quanta accesses to the ECC space.
    - RMW ECC disabled
- Class of service
- UDIMM address mirroring.

The DDR EMIF controller does not support:

- Any memory types except DDR3L
- RDIMMs
- ECC for 16-bit mode
- Single ended DQS
- Mixed 8-bit and 16-bit SDRAM configurations
- 4-bit SDRAMs.

For more information, see section *DDR External Memory Interface (EMIF)* in chapter *Memory Subsystem* of the device TRM.

### 6.7.3 GPMC

The general-purpose memory controller (GPMC) is a unified memory controller dedicated for interfacing with external memory devices like:

- Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices
- Asynchronous, synchronous, and page mode (available only in nonmultiplexed mode) burst NOR flash devices
- NAND flash
- Pseudo-SRAM devices

The main features of the GPMC are:

- 8- or 16-bit-wide data path to external memory device
- Supports up to 4 chip select regions of programmable size and programmable base addresses in a total address space of 1 GB
- Supports on-the-fly error code detection using the Bose-Chaudhuri-Hocquenghem (BCH) ( $t = 4, 8, \text{ or } 16$ ) or Hamming code to improve the reliability of NAND with a minimum effect on software (NAND flash with 512-byte page size or greater)
- Fully pipelined operation for optimal memory bandwidth usage
- The clock to the external memory is provided from GPMC\_FCLK divided by 1, 2, 3, or 4
- Supports programmable autoclock gating when no access is detected
- Independent and programmable control signal timing parameters for setup and hold time on a per-chip basis. Parameters are set according to the memory device timing parameters with a timing granularity of one GPMC\_FCLK clock cycle.
- Flexible internal access time control (wait state) and flexible handshake mode using external WAIT pin monitoring
- Support bus keeping

- Support bus turnaround
- Prefetch and write posting engine associated with DMA controller at system level to achieve full performance from the NAND device with minimum effect on NOR/SRAM concurrent access
- 32-bit TeraNet slave interface which supports non-wrapping and wrapping burst of up to 16x32 bits.

The GPMC supports the following various access types:

- Asynchronous read/write access
- Asynchronous read page access (4-, 8-, and 16- Word16)
- Synchronous read/write access
- Synchronous read/write burst access without wrap capability (4-, 8-, and 16- Word16)
- Synchronous read/write burst access with wrap capability (4-, 8-, and 16- Word16)
- Address-data-multiplexed (AD) access
- Address-address-data (AAD) multiplexed access
- Little-endian access only

The GPMC can communicate with a wide range of external devices:

- External asynchronous or synchronous 8-bit wide memory or device (non burst device)
- External asynchronous or synchronous 16-bit wide memory or device
- External 16-bit nonmultiplexed NOR flash device
- External 16-bit address and data multiplexed NOR Flash device
- External 8-bit and 16-bit NAND flash device
- External 16-bit pseudo-SRAM (pSRAM) device

For more information, see section *General-Purpose Memory Controller (GPMC)* in chapter *Memory Subsystem* of the device TRM.

#### 6.7.4 ELM

When reading from NAND flash memories, some level of error-correction is required. In the case of NAND modules with no internal correction capability, sometimes referred to as *bare NANDs*, the correction process is delegated to the memory controller.

The general-purpose memory controller (GPMC) probes data read from an external NAND flash and uses this to compute checksum-like information, called syndrome polynomials, on a per-block basis. Each syndrome polynomial gives a status of the read operations for a full block, including 512 bytes of data, parity bits, and an optional spare-area data field, with a maximum block size of 1023 bytes. Computation is based on a Bose-Chaudhuri-Hocquenghem (BCH) algorithm. The error-location module (ELM) extracts error addresses from these syndrome polynomials.

Based on the syndrome polynomial value, the ELM can detect errors, compute the number of errors, and give the location of each error bit. The actual data is not required to complete the error-correction algorithm. Errors can be reported anywhere in the NAND flash block, including in the parity bits.

The maximum acceptable number of errors that can be corrected depends on a programmable configuration parameter. 4-, 8-, and 16-bit error-correction levels are supported. The ELM depends on a static and fixed definition of the generator polynomial for each error-correction level that corresponds to the generator polynomials defined in the GPMC (there are three fixed polynomial for the three correction error levels). A larger number of errors than the programmed error-correction level may be detected, but the ELM cannot correct them all. The offending block is then tagged as *uncorrectable* in the associated computation exit status register. If the computation is successful, that is, if the number of errors detected does not exceed the maximum value authorized for the chosen correction capability, the exit status register contains the information on the number of detected errors.

When the error-location process completes, an interrupt is triggered to inform the software that its status can be checked. The number of detected errors and their locations in the NAND block can be retrieved from the module through register accesses.

The ELM has the following features:

- 4, 8, and 16 bits per 512-byte block error-location, based on BCH algorithms
- Eight simultaneous processing contexts
- Page-based and continuous modes
- Interrupt generation on error-location process completion:
  - When the full page has been processed in page mode
  - For each syndrome polynomial in continuous mode.

For more information, see section *Error Location Module (ELM)* in chapter *Memory Subsystem* of the device TRM.

## 6.8 Interprocessor Communication

### 6.8.1 MSGMGR

The SoC implements a single instance of the Message Manager to provide inter-processor communication between the various processing units:

- ARM (Cortex-A15)
- DSP (C66x)
- PMMC (CPU)
- PRU-ICSS (PRUs)

The Message Manager is a hardware engine used for queuing messages in a secure and self-contained manner. There is no limitation on the message format or content. It is software responsibility to define the message format.

The Message Manager provides a multi-core and multi-process safe message interface which allows multiple users (message senders and receivers) to access the queues without the need for any mutual exclusion. It also allows for secure and authorized access to the queues.

The general features of the Message Manager module include:

- Provides hardware acceleration for pushing/popping messages to/from logical queues
- Supports the following SoC configuration:
  - 64 queues
  - Up to 128 pending messages
  - 64-byte messages
  - 32 proxies (single proxy per page)
- Support for highly-pipelined push/pop operations
- Support for self-contained mode with zero SW initialization
- Provides a secure front-end for the queues
- Provides flexible message allocation with ability to store the same message multiple times in different queues or multiple times in the same queue
- Queue depth limited only by the maximum number of messages
- Support for little-endian (LE) operation only

Monitoring and trace functions include:

- Provides hardware signals to monitor the empty status for all transmit source queues
- Provides ability to read Linking RAM contents for debug purposes
- Provides ability to generate an interrupt when there are no free entries in the Linking RAM
- Provides ability to generate an interrupt due to a proxy fault

For more information, see section *Message Manager* in chapter *Interprocessor Communication* of the device TRM.

## 6.8.2 SEM

This chapter describes the operation of the Semaphore hardware module. The Semaphore module is accessible across all the cores on a multicore environment. The module supports up to 64 independent semaphores that help the application to implement shared-resource protection mechanism across multiple cores. Each of the semaphores can be accessed by the cores in direct, indirect, or combined modes.

In a multicore environment where system resources must be shared it is important to control simultaneous accesses to the available resources. To ensure correct system operation, it is necessary to limit access to a resource by one and only one core at a time; that is, it is necessary to provide mutual exclusion for resources shared across multiple cores.

The Semaphore module provides a mechanism that applications can use to implement mutual exclusion of shared resources across multiple cores. The following CPU cores can be semaphore masters on this device:

- DSP C66x
- ARM Cortex-A15
- PMMC CPU
- ICSS0\_PRU0
- ICSS0\_PRU1
- ICSS1\_PRU0
- ICSS1\_PRU1

The Semaphore module supports the following features:

- Provides mutual exclusion for a shared resource
- A maximum of 16 semaphore masters (device cores)
- A maximum of 64 independent semaphores
- Semaphore request methods:
  - Direct request
  - Indirect request
  - Combined request
- Endian independent
- Atomic semaphore access
- Lock-out mechanism for used semaphores
- Queued requests for used semaphores
- Semaphores access grant interrupt for queued requests
- Allows the application to check the status of any of the semaphores
- Error detection and interrupts

For more information, see section *Semaphore Module* in chapter *Interprocessor Communication* of the device TRM.

## 6.9 EDMA

The primary purpose of the Enhanced Direct Memory Access (EDMA) controller is to service user-programmed data transfers between two memory-mapped slave endpoints on the device.

Typical usage of the EDMA controller includes:

- Servicing software-driven paging transfers (for example, data movement between external memory [such as SDRAM] and internal memory [such as DSP L2 SRAM])
- Servicing event-driven peripherals, such as a serial port
- Performing sorting or sub-frame extraction of various data structures
- Offloading data transfers from the main device CPUs, such as the C66x DSP CorePac or the ARM CorePac

The EDMA controller consists of two major principle blocks:

- EDMA Channel Controller
- EDMA Transfer Controller(s)

The EDMA Channel Controller (EDMACC) serves as the user interface for the EDMA controller. The EDMACC includes parameter RAM (PaRAM), channel control registers, and interrupt control registers. The EDMACC serves to prioritize incoming software requests or events from peripherals and submits transfer requests (TR) to the EDMA transfer controller.

The EDMA Transfer Controller (EDMATC) is responsible for data movement. The transfer request packets (TRP) submitted by the EDMACC contain the transfer context, based on which the transfer controller issues read/write commands to the source and destination addresses programmed for a given transfer.

There are two EDMA controllers present on this device:

- EDMA\_0, integrating:
  - 1 Channel Controller, referenced as: EDMACC\_0
  - 2 Transfer Controllers, referenced as: EDMACC\_0\_TC\_0 (or EDMATC\_0) and EDMACC\_0\_TC\_1 (or EDMATC\_1)
- EDMA\_1, integrating:
  - 1 Channel Controller, referenced as: EDMACC\_1
  - 2 Transfer Controllers, referenced as: EDMACC\_1\_TC\_0 (or EDMATC\_2) and EDMACC\_1\_TC\_1 (or EDMATC\_3)

The two EDMA channel controllers (EDMACC\_0 and EDMACC\_1) are functionally identical. For simplification, the unified name EDMACC shall be regularly used throughout this chapter when referring to EDMA Channel Controllers functionality and features.

The four EDMA transfer controllers (EDMACC\_0\_TC\_0, EDMACC\_0\_TC\_1, EDMACC\_1\_TC\_0 and EDMACC\_1\_TC\_1) are functionally identical. For simplification, the unified name EDMATC shall be regularly used throughout this chapter when referring to EDMA Transfer Controllers functionality and features.

Each EDMACC has the following features:

- Fully orthogonal transfer description:
  - 3 transfer dimensions:
    - Array (multiple bytes)
    - Frame (multiple arrays)
    - Block (multiple frames)
  - Single event can trigger transfer of array, frame, or entire block
  - Independent indexes on source and destination

- Flexible transfer definition:
  - Increment or constant addressing modes
  - Linking mechanism allows automatic PaRAM set update
  - Chaining allows multiple transfers to execute with one event
- 64 DMA channels:
  - Channels triggered by either:
    - Event synchronization
    - Manual synchronization (CPU write to event set register)
    - Chain synchronization (completion of one transfer triggers another transfer)
  - Support for programmable DMA Channel to PaRAM mapping
- 8 Quick DMA (QDMA) channels:
  - QDMA channels are triggered automatically upon writing to PaRAM set entry
  - Support for programmable QDMA channel to PaRAM mapping
- 512 PaRAM sets:
  - Each PaRAM set can be used for a DMA channel, QDMA channel, or link set
- 2 transfer controllers/event queues:
  - 16 event entries per event queue
- Interrupt generation based on:
  - Transfer completion
  - Error conditions
- Debug visibility:
  - Queue water marking/threshold
  - Error and status recording to facilitate debug
- Memory protection support:
  - Proxied memory protection for TR submission
  - Active memory protection for accesses to PaRAM and registers

Each EDMATC has the following features:

- Supports 2-dimensional (2D) transfers with independent indexes on source and destination (EDMACC manages the 3rd dimension)
- Up to 4 in-flight transfer requests (TR)
- Programmable priority levels
- Support for increment or constant addressing mode transfers
- Interrupt and error support
- Supports only little-endian operation in this device
- Memory mapped register (MMR) bit fields are fixed position in 32-bit MMR

For more information chapter *EDMA Controller* of the device TRM.

## 6.10 Peripherals

### 6.10.1 DCAN

Controller Area Network (CAN) is a serial communications protocol which efficiently supports distributed real-time applications. CAN has high immunity to electrical interference and the ability to self-diagnose and repair data errors. In a CAN network, many short messages are broadcast to the entire network, which provides for data consistency in every node of the system.

The device supports two DCAN modules, referred to as DCAN\_0 and DCAN\_1, connecting to the CAN network through external (for the device) transceivers. The DCAN modules support bit rates up to 1 Mbit/s and are compliant to the CAN 2.0B Protocol Specification.



The DCAN module implements the following features:

- Support for CAN protocol version 2.0 part A, B
- Bit rates up to 1 Mbit/s
- Dual clock source
- 64 message objects in a dedicated message RAM
- Individual identifier mask for each message object
- Programmable FIFO mode for message objects
- Programmable loop-back modes for self-test operation
- Software module reset
- Suspend mode for debug support
- Automatic bus on after Bus-Off state by a programmable 32-bit timer
- Message RAM single error correction and double error detection mechanism (SECDED)
- Direct access to message RAM during test mode.
- Support for three interrupt lines: Level 0 and Level 1, and a separate ECC interrupt line
- Local power down and wakeup support
- Automatic message RAM initialization
- Support for DMA access

For more information, see section *Dual Controller Area Network (DCAN) Interface* in chapter *Peripherals* of the device TRM.

### 6.10.2 DSS

The Display Subsystem (DSS) provides the logic to interface display peripherals. DSS includes a DMA engine as part of the integrated Display Controller (DISPC) module, which allows direct access to the frame buffer (system memory). Various pixel processing capabilities are supported, such as: color space conversion, filtering, scaling, etc.

The supported display interfaces (connections to external panel) are:

- One parallel interface, which can be used for MIPI® DPI 2.0, or BT-656 or BT-1120.
- One RFBI interface, supporting MIPI DBI 2.0.

The modules integrated in DSS are:

- Display Controller (DISPC), with the following main features
  - One Direct Memory Access (DMA) engine
  - One Video Pipeline (VID1) with color space conversion and in-loop up/down-scaling
  - One Overlay Manager (OVR1)
  - Active Matrix color support for 12/16/18/24-bit (truncated or dithered encoded pixel values)
  - One Video Port (VP1) with programmable timing generator to support up to 148.5 MHz pixel clock video formats defined in CEA-861-E and VESA DMT standards
  - Supported maximum FrameBuffer width of 4096 for all pixel formats
  - Configurable output mode: progressive or interlaced
  - Selection between RGB and YUV422 output pixel formats (YUV4:2:2 only available when BT-656 or BT-1120 output mode is enabled on the DPI interface)
  - Stall Mode support for RFBI

- Remote Frame Buffer Interface (RFBI) module, with the following main features:
  - Access to RFB direct "ARM interface":
    - Sending commands and data to the RFB panel, received from DISPC or from ARM (through the 32-bit interconnect slave port)
    - Reading data/status from the RFB through the 32-bit interconnect slave port
  - RFB interface:
    - 8/9/12/16-bit data bus (for up to QVGA @30fps)
    - Two programmable configurations for two peripheral devices connected to the RFBI module
    - Tearing Effect control logic: Horizontal Synchronization (HSync) and Vertical Synchronization (VSync) embedded in a single signal (TE) or using two signals (HS+VS)
    - Programmable pixel memory and output formats

DSS provides two interfaces to SoC interconnect:

- One 128-bit master port (with MFLAG support). The DMA engine in DISPC uses this single master port to read data from SoC system memory.
- One 32-bit slave port. Used for configuration of the memory mapped registers inside DSS. It is further connected internally to DISPC and RFBI modules.

For more information, see section *Display Subsystem (DSS)* in chapter *Peripherals* of the device TRM.

### 6.10.3 eCAP

The enhanced Capture (eCAP) module can be used for:

- Sample rate measurements of audio inputs
- Speed measurements of rotating machinery (for example, toothed sprockets sensed via Hall sensors)
- Elapsed time measurements between position sensor pulses
- Period and duty cycle measurements of pulse train signals
- Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors.

The eCAP module includes the following features:

- 32-bit time base counter
- 4-event time-stamp registers (each 32 bits)
- Edge polarity selection for up to four sequenced time-stamp capture events
- Interrupt on either of the four events
- Single shot capture of up to four event time-stamps
- Continuous mode capture of time-stamps in a four-deep circular buffer
- Absolute time-stamp capture
- Difference (Delta) mode time-stamp capture
- All above resources dedicated to a single input pin
- When not used in capture mode, the eCAP module can be configured as a single channel PWM output.

For more information, see section *Enhanced Capture (eCAP) Module* in chapter *Peripherals* of the device TRM.

### 6.10.4 ePWM

An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU overhead or intervention. It needs to be highly programmable and very flexible while being easy to understand and use. The ePWM unit described here addresses these requirements by allocating all needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources has been avoided; instead, the ePWM is built up from smaller single channel modules with separate resources and that can operate together as required to form a system. This modular approach results in an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users to understand its operation quickly.

In the further description the letter x within a signal or module name is used to indicate a generic ePWM instance on a device. For example, output signals EPWMxA and EPWMxB refer to the output signals from the ePWM\_x instance. Thus, EPWM1A and EPWM1B belong to ePWM\_1, EPWM2A and EPWM2B belong to ePWM\_2, and so forth.

The ePWM module represents one complete PWM channel composed of two PWM outputs: EPWMxA and EPWMxB. A given ePWM module functionality can be extended with the so called High-Resolution Pulse Width modulator.

Each ePWM module supports the following features:

- Dedicated 16-bit time-base counter with period and frequency control
- Two PWM outputs (EPWMxA and EPWMxB) that can be used in the following configurations:
  - Two independent PWM outputs with single-edge operation
  - Two independent PWM outputs with dual-edge symmetric operation
  - One independent PWM output with dual-edge asymmetric operation
- Asynchronous override control of PWM signals through software
- Programmable phase-control support for lag or lead operation relative to other ePWM modules
- Hardware-locked (synchronized) phase relationship on a cycle-by-cycle basis
- Dead-band generation with independent rising and falling edge delay control
- Programmable trip zone allocation of both cycle-by-cycle trip and one-shot trip on fault conditions
- A trip condition can force either high, low, or high-impedance state logic levels at PWM outputs
- Allows events to trigger both CPU interrupts and ADC start of conversions
- Programmable event prescaling minimizes CPU overhead on interrupts
- PWM chopping by high-frequency carrier signal, useful for pulse transformer gate drives.

For more information, see section *Enhanced PWM (ePWM) Module* in chapter *Peripherals* of the device TRM.

### 6.10.5 eQEP

A single track of slots patterns the periphery of an incremental encoder disk. These slots create an alternating pattern of dark and light lines. The disk count is defined as the number of dark/light line pairs that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as index, marker, home position and zero reference.

To derive direction information, the lines on the disk are read out by two different photo-elements that "look" at the disk pattern with a mechanical shift of 1/4 the pitch of a line pair between them. This shift is realized with a reticle or mask that restricts the view of the photo-element to the desired part of the disk lines. As the disk rotates, the two photo-elements generate signals that are shifted 90 degrees out of phase from each other. These are commonly called the quadrature QEPA and QEPB signals. The clockwise direction for most encoders is defined as the QEPA channel going positive before the QEPB channel and vice versa.

The encoder wheel typically makes one revolution for every revolution of the motor or the wheel may be at a geared rotation ratio with respect to the motor. Therefore, the frequency of the digital signal coming from the QEPA and QEPB outputs varies proportionally with the velocity of the motor. For example, a 2000-line encoder directly coupled to a motor running at 5000 revolutions per minute (rpm) results in a frequency of 166.6 KHz, so by measuring the frequency of either the QEPA or QEPB output, the processor can determine the velocity of the motor.

For more information, see section *Enhanced Quadrature Encoder Pulse (eQEP) Module* in chapter *Peripherals* of the device TRM.

### 6.10.6 GPIO

The general-purpose input/output (GPIO) peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs. When configured as an output, user can write to an internal register to control the state driven on the output pin. When configured as an input, user can obtain the state of the input by reading the state of an internal register.

In addition, the GPIO peripheral can produce CPU interrupts and EDMA synchronization events in different interrupt/event generation modes.

The device has two instances of GPIO144 modules (GPIO\_0 and GPIO\_1). The GPIO pins are grouped into banks (16 pins per bank), which means that each GPIO module provides up to 144 dedicated general-purpose pins with input and output capabilities; thus, the general-purpose interface supports up to 288 (2 instances × (9 banks × 16 pins)) pins. Since GPIO1\_[143:68] are reserved in this Device, general-purpose interface supports up to 212 pins.

Each channel in the GPIO modules has the following features:

- Supports 9 banks of 16 GPIO signals
- Supports up to 9 banks of interrupt capable GPIOs
- Interrupts:
  - Can enable interrupts for each bank of 16 GPIO signals
  - Interrupts can be triggered by rising and/or falling edge (or neither edge = disabled), specified for each interrupt capable GPIO signal
- Set/clear functionality:
  - Software writes 1 to corresponding bit position(s) to set or to clear GPIO signal(s). This allows multiple software processes to toggle GPIO output signals without critical section protection (disable interrupts, program GPIO, re-enable interrupts, to prevent context switching to another process during GPIO programming).
- Separate Input/Output registers:
  - Output register in addition to set/clear so that if preferred by software, some GPIO output signals can be toggled by direct write to the output register(s).
  - Output register, when read in, reflects output drive status. This, in addition to the input register reflecting pin status and open-drain I/O cell, allows wired logic be implemented.

For more information, see section *General-Purpose Interface (GPIO)* in chapter *Peripherals* of the device TRM.

### 6.10.7 I2C

The multi-master inter-integrated circuit (I2C) peripheral provides an interface between the device and any I<sup>2</sup>C-bus-compatible device that is connected via the I<sup>2</sup>C serial bus. External components attached to the I<sup>2</sup>C bus can serially transmit/receive up to 8-bit data to/from the device through the two-wire I<sup>2</sup>C interface.

Each I2C module has the following features:

- Compliance with the Philips Semiconductors I<sup>2</sup>C-bus Specification (version 2.1):
  - Supports standard mode (up to 100 kbps) and fast mode (up to 400 kbps)
  - Support for byte format transfer
  - 7-bit addressing mode
  - General call
  - START byte mode
  - Support for multiple master-transmitters and slave-receivers mode
  - Support for multiple slave-transmitters and master-receivers mode
  - Combined master transmit/receive and receive/transmit mode
- 2 to 7 bit format transfer
- Free data format mode

- One read DMA event and one write DMA event that can be used by the DMA
- Seven interrupts that can be used by the CPU
- Module enable/disable capability

I2C module unsupported features:

- GPIO mode
- High-speed (HS) mode
- 10-bit device addressing mode

The I2C module is compliant with the Philips Semiconductors Inter-IC bus (I<sup>2</sup>C-bus) Specification version 2.1.

For more information, see section *Inter-IC module (I2C)* in chapter *Peripherals* of the device TRM.

### 6.10.8 McASP

The Multi-channel Audio Serial Port (McASP) module functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP supports transmission and reception of time-division multiplexed (TDM) and Inter-IC Sound (I<sup>2</sup>S) protocols. In addition, it supports intercomponent digital audio interface transmission (DIT).

The McASP consists of transmit and receive sections that may operate synchronized, or completely independently with separate master clocks, bit clocks, and frame syncs, and using different transmit modes with different bit-stream formats. The McASP module also includes up to 16 serializers that can be individually enabled to either transmit or receive.

The device integrates three McASP modules (McASP0, McASP1, and McASP2) with:

- McASP0 supporting 16 serializers with independent TX/RX clock zones
- McASP1 supporting 10 serializers with independent TX/RX clock zones
- McASP2 supporting 6 serializers with independent TX/RX clock zones

Each McASP module includes the following main features:

- Up to 16 individually assignable serializers, each with its own data pins (AXR)
- A single 32-bit buffer per serializer for transmit and receive operations
- 2x interconnect slave interface ports:
  - A configuration (CFG) port
  - A slave DMA data port synchronized with functional clock
- Two independent clock generator modules for transmit and receive:
  - Clocking flexibility allows the McASP to receive and transmit at different rates. For example, the McASP can receive data at 48 kHz but output up-sampled data at 96 kHz or 192 kHz.
- Configurable functional clocks:
  - May be generated internally (master mode)
  - May be supplied by an external device (slave mode)
  - May be divided down internally
- Independent transmit and receive modules, each providing:
  - Programmable clock and frame sync generator
  - TDM streams from 2 to 32, and 384 time slots
  - Support for time slot sizes of 8, 12, 16, 20, 24, 28, and 32 bits
  - Data formatter for bit manipulation
- Glueless connection to audio analog-to-digital converters (ADC), digital-to-analog converters (DAC), codec, digital audio interface receiver (DIR), and S/PDIF transmit physical layer components.
- Support for wide variety of I<sup>2</sup>S and similar bit-stream formats

- Integrated digital audio interface transmitter (DIT):
  - S/PDIF, IEC60958-1, AES-3 formats.
  - Enhanced channel status/user data RAM
- 384-slot TDM with external digital audio interface receiver (DIR) device:
  - For DIR reception, an external DIR receiver integrated circuit should be used with I<sup>2</sup>S output format and connected to the McASP receive section
- Support for 2x DMA requests (1 per direction) per each McASP module:
  - 1 level-sensitive transmit direct memory access (DMA) request common for all of the McASP serializers
  - 1 level-sensitive receive direct memory access (DMA) request common for all of the McASP serializers
- One transmit interrupt request common for all serializers per McASP module
- One receive interrupt request common for all serializers per McASP module
- Extensive error checking and recovery:
  - Transmit underruns and receiver overruns due to the system not meeting real-time requirements
  - Early or late frame sync in TDM mode
  - DMA error due to incorrect programming
- McASP Audio FIFO (AFIFO):
  - Provides additional data buffering
  - Provides added tolerance to variations in host/DMA controller response times
  - May be used as a DMA event pacer
  - Independent Read FIFO and Write FIFO
  - 256 bytes of RAM for each FIFO (read and write), where:
    - 256 bytes = four 32-bit words per serializer in the case of 16 data pins
    - 256 bytes = 64 32-bit words in the case of one data pin
  - Option to bypass Write FIFO and/or Read FIFO independently

For more information, see section *Multi-channel Audio Serial Port (McASP)* in chapter *Peripherals* of the device TRM.

### 6.10.9 McBSP

The Multi-channel Buffered Serial Port (McBSP) provides a full-duplex serial communication interface between the device and other devices in a system. The primary use for the McBSP is for audio interface purposes. The main audio modes that are supported are the AC97 and I<sup>2</sup>S modes. In addition to the primary audio modes, the McBSP can be programmed to support other serial formats but is not intended to be used as a high-speed interface. The device communicates to the McBSP using 32-bit-wide control registers accessible via the internal peripheral bus.

The McBSP provides the following functions:

- Full-duplex communication
- Double-buffered data registers, which allow a continuous data stream
- Independent framing and clocking for receive and transmit
- Direct interface to industry-standard codecs, analog interface chips (AICs), and other serially connected analog-to-digital (A/D) and digital-to-analog (D/A) devices
- External shift clock or an internal, programmable frequency shift clock for data transfer

In addition, the McBSP has the following capabilities:

- Direct interface to:
  - T1/E1 framers
  - MVIP switching compatible and ST-BUS compliant devices including:
    - MVIP framers
    - H.100 framers
    - SCSA framers
  - IOM-2 compliant devices
  - AC97 compliant devices (the necessary multiphase frame synchronization capability is provided)
  - I<sup>2</sup>S compliant devices
- Multi-channel transmit and receive of up to 128 channels
- A wide selection of data sizes, including 8, 12, 16, 20, 24, and 32 bits
- $\mu$ -Law and A-Law companding
- 8-bit data transfers with the option of LSB or MSB first
- Programmable polarity for both frame synchronization and data clocks
- Highly programmable internal clock and frame generation
- Additional McBSP Buffer FIFO (BFIFO):
  - Provides additional data buffering
  - Provides added tolerance to variations in host/DMA controller response times
  - May be used as a DMA event pacer
  - Independent Read FIFO and Write FIFO
  - 256 bytes of RAM for each FIFO (read and write)
  - Option to bypass Write FIFO and/or Read FIFO, independently

McBSP module unsupported features:

- The McBSP on this device does not support the SPI protocol.
- 512 Channel Mode
- Individual enable/disable channel control
- Timeslot buffering
- Super frame synchronization
- ABIS Mode

For more information, see section *Multi-channel Buffered Serial Port (McBSP)* in chapter *Peripherals* of the device TRM.

### 6.10.10 **MLB**

The Media Local Bus subsystem (MLB) is based on a module designed by SMSC. This module provides a MediaLB/MediaLB+ controller and an interface to other MediaLB/MediaLB+ devices. The MediaLB/MediaLB+ interface allows also connection to a MOST (Media Oriented Systems Transport) network controller.

The MLB supports the following features:

- 3-pin MediaLB 3.3V LVCMOS I/Os compliant to MediaLB Physical Layer Specification v4.2
- 6-pin MediaLB+ low-voltage differential signaling (LVDS) I/Os (3 differential pairs) compliant to MediaLB Physical Layer Specification v4.2
- MediaLB core functionality compliant to MediaLB Physical Layer and Link Layer Specification v4.2
- Supports 256/512/1024Fs in 3-pin mode and 2048Fs in 6-pin mode
- Supports all types of transfer (synchronous stream data, asynchronous packet data, control message data, and isochronous data) over 64 logical channels
- Supports single 32-bit TeraNet\_CFG slave interface for configuration



- Supports single 32-bit TeraNet\_DMA master interface with burst capability for DMA transfers into system memory. The maximum burst size is 32 Bytes
- Has 16 KB buffer for all types of transfers in the subsystem
- Dedicated BOOT\_CFG bits for controlling the MLB priority on the system interconnect

The MLB does not support:

- 5-pin mode
- Digital Transmission Content Protection (DTCP) cipher accelerators

For more information, see section *Media Local Bus (MLB)* in chapter *Peripherals* of the device TRM.

### 6.10.11 MMC/SD

The multimedia card (MMC), secure digital (SD), and secure digital I/O (SDIO) high-speed controller (MMC/SD) provides an interface between a local host (LH) such as microprocessor unit (MPU) or digital signal processor (DSP) and either MMC, SD memory card, or SDIO card and handles MMC, SD, and SDIO transactions with minimal LH intervention. There are two MMC/SD host controllers inside the device. Each controller has an 8-bit wide data bus.

The MMC/SD host controllers support the following main features:

- Full compliance with MMC/eMMC command/response sets as defined in the JC64 MMC/eMMC Standard Specification, v4.5.
- Full compliance with SD command/response sets as defined in the SD Physical Layer Specification v3.01.
- Full compliance with SDIO command/response sets and interrupt/read-wait suspend-resume operations as defined in the SD part E1 Specification v3.00.
- Full compliance with SD Host Controller Standard Specification sets as defined in the SD card Specification Part A2 v3.00.

Main features of the MMC/SD host controllers:

- Flexible architecture allowing support for new command structure
- Designed for low power (Local Power Management)
- Programmable clock generation
- Card insertion/removal detection and write protect detection
- The slave interface supports:
  - 32-bit wide data bus
  - Streaming burst supported only with burst length up to 7
  - WNP supported
- The master interface supports:
  - 32-bit wide data bus
  - Burst supported
- Built-in 1024-byte buffer for read or write
- Two DMA channels, one interrupt line
- Support JC 64 v4.4.1 boot mode operations
- Support SDA 3.00 Part A2 programming model
- Support SDA 3.00 Part A2 DMA feature (ADMA2)

- Supported data transfer rates:
  - MMC0 supports the following data transfer rates (eMMC/SD):
    - SDR12 (3.3 V IOs): up to 12 MBps (24 MHz clock)
    - SDR25 (3.3 V IOs): up to 24 MBps (48 MHz clock)
    - HS mode (3.3 V IOs): up to 24 MBps (48 MHz clock)
    - DS mode (3.3 V IOs): up to 12 MBps (24 MHz clock)
    - Default SD mode 1-bit data transfer up to 24 Mbps (3 MBps)
  - MMC1 supports the following data transfer rates (eMMC):
    - SDR12 (1.8 V IOs): up to 12 MBps (24 MHz clock)
    - SDR25 (1.8 V IOs): up to 24 MBps (48 MHz clock)
    - DDR50 (1.8 V IOs): up to 48 MBps (48 MHz clock)
    - 1.8 V legacy modes with 1/4/8-bit single data rate at up to 26 MHz bus clock
- MMC0 Supports 3.3-V IO modes only
- MMC1 Supports 1.8-V IO modes only

The differences between the MMC/SD host controller and a standard SD host controller defined by the SD Card Specification, Part A2, SD Host Controller Standard Specification, v3.00 are:

- The clock divider in the MMC/SD host controller supports a wider range of frequency than specified in the SD Memory Card Specifications, v3.0. The MMC/SD host controller supports odd and even clock ratio.
- The MMC/SD host controller supports configurable busy time-out.
- ADMA2 64-bit mode is not supported.
- There is no external LED control.

The following features are not supported:

- Byte or half-word accesses. Only word accesses to the slave port are supported.
- MMC Out-of-band interrupt.
- Dual voltage I/O (MMC0 Supports 3.3-V only. MMC1 Supports 1.8-V only).
- No built-in hardware support for error correction codes (ECC).
- SPI transfers are not supported.
- Module doesn't support card insertion/removal sensing with pull up resistor on MMCi\_DAT[3] data bus line as specified in the SD Physical Layer Specification.

For more information, see section *Multimedia Card High Speed Interface (MMC/SD)* in chapter *Peripherals* of the device TRM.

### 6.10.12 NSS

Networking Subsystem (NSS) consists of DMA/Queue Management components – Navigator Subsystem (NAVSS), an Ethernet MAC (EMAC) Subsystem, and a packet Security Accelerator (SA).

The NSS, presented by its general sub-components, supports the following features:

- NAVSS:
  - High Performance CPPI DMA Controller, 32 Receive Flows, 4 Loopback threads for infrastructure mode
  - CPPI Queue Manager (QM) features:
    - Single QM
    - Supports up to 128 queues – 21 QPEND signals for TX use, remaining 107 QPEND signals are for host use
    - 2048 buffers supported in Internal Linking RAM
    - Two Queue Proxies provided for host interaction (one per DSP and ARM):
      - Queue Proxy 0 assigned to DSP
      - Queue Proxy 1 assigned to ARM
  - Support for SER protection (SECDED)
- EMAC Subsystem:
  - One Gigabit Ethernet port: MII/RMII/RGMII interfaces:
    - Supports 10-, 100-, 1000-Mbps full duplex
    - Supports 10-, 100-Mbps half duplex
  - One Host Port 0 CPPI Streaming Packet Interface (PSI)
  - Support Ethernet Audio/Video Bridging (eAVB) (P802.1Qav/D6.0)
  - Maximum frame size 2016 bytes (2020 bytes with VLAN)
  - Eight priority level QOS support (802.1p)
  - IEEE 1588v2 (2008 annex D, annex E, and annex F) to facilitate Audio/Video bridge 802.1AS Precision Time Protocol:
    - Timestamp module capable of time stamping external timesync events like Pulse Per Second and also generating Pulse Per Second outputs
    - CPTS module that supports time stamping for IEEE 1588v2 with support for 8 hardware push events and generation of compare output pulses
  - DSCP Priority Mapping (IPv4 and IPv6)
  - Maximum frame size 2016 bytes (2020 with VLAN)
  - Address Lookup Engine (ALE)
  - Castagnoli or Ethernet CRC selectable for Ethernet ingress and egress (Host Port0 CRC is Ethernet only)
  - MDIO module for PHY management
  - EtherStats and 802.3Stats RMON statistics gathering
  - Support for SER protection (SECDED)
- Security Accelerator (SA):
  - Support IPSec and SRTP protocol stack
  - Support various encryption modes and algorithms such as:
    - ECB, CBC, CFB, OFB, F8, CTR, CBC-MAC, CCM, GCM, GMAC and AES-CMAC
    - AES, DES, 3DES, SHA-1, SHA-2 (224, 256-bit operation) and MD5
  - Support for True random number generator (TRNG) and Public Key Accelerator (PKA)
  - Support for SER protection (SECDED)

The NSS does not support the following features:

- No external queue RAM supported
- Priority Based Flow Control is not supported.
- No Castagnoli CRC to Host CPPI port.

For more information, see section *Networking Subsystem (NSS)* in chapter *Peripherals* of the device TRM.

### 6.10.13 PCI Express

Peripheral Component Interconnect Express (PCIe) controllers provide a high-speed glueless serial interconnect to peripherals utilizing high bandwidth applications.

PCIe module is a multi-lane I/O interconnect that provides low pin-count, high reliability, and high-speed data transfer at rates of up to 5.0 Gbps per lane, per direction, for serial links on backplanes and printed circuit boards. It is a 2nd generation I/O interconnect technology succeeding PCI and ISA bus designed to be used as a general-purpose serial I/O interconnect. It is also used as a bridge to other interconnects such as SATA, USB2/3.0, GbE MAC, and so forth.

The PCI Express standard's predecessor - PCI, is a parallel bus architecture that is increasingly difficult to scale-up in bandwidth, which is usually performed by increasing the number of data signal lines. The PCIe architecture was developed to help minimize I/O bus bottlenecks within systems and to provide the necessary bandwidth for high-speed, chip-to-chip, and board-to-board communications within a system. It is designed to replace the PCI-based shared, parallel bus signaling technology that is approaching its practical performance limits while simplifying the interface design.

PCIe module supports the following features:

- Dual operation mode: Root Complex (RC) or End Point (EP)
- Supports a single bidirectional link interface (a single input port and a single output port) with one lane
- Operated at a raw speed of 2.5 Gbps or 5.0 Gbps per lane per direction
- Maximum outbound payload size of 128 bytes
- Maximum inbound payload size of 256 bytes
- Maximum remote read request size of 256 bytes
- Ultra-low transmit and receive latency
- Support for dynamic-width conversion
- Automatic lane reversal
- Polarity inversion on receive
- Single virtual channel (VC)
- Single traffic class (TC)
- Single function in End Point (EP) mode
- Automatic credit management
- ECRC generation and checking
- PCI device power management with the exception of D3cold with Vaux
- PCI Express active state power management (ASPM) state L0s and L1
- PCI Express link power management states, except L2 state
- PCI Express advanced error reporting
- PCI Express messages for both transmit and receive
- Filtering for posted, non-posted, and completion traffic
- Configurable BAR filtering, I/O filtering, configuration filtering, and completion lookup/timeout
- Access to configuration space registers and external application memory-mapped registers through BAR0 and through configuration access
- Legacy interrupts reception (in RC) and generation (in EP)
- MSI generation and reception
- PHY loopback in RC mode

PCIe module does not support the following features:

- No support for multiple lanes
- No support for multiple VCs
- No support for multiple TCs

- No support for function-level reset
- No support for PCI Express beacon for in-band wake
- No built-in hardware support for hot-plug
- No support for vendor messaging
- No support for I/O access in inbound direction in RC or EP mode
- No support for addressing modes other than incremental for burst transactions. Thus, the PCIe addresses cannot be in cacheable memory space
- No auxiliary power to maintain controller context when rezuming from D3cold state
- No support for L2 link state

For more information, see section *Peripheral Component Interconnect Express Subsystem (PCIe SS)* in chapter *Peripherals* of the device TRM.

#### 6.10.14 QSPI

The Quad Serial Peripheral Interface (QSPI™) module is a kind of Serial Peripheral Interface (SPI) module which allows single, dual or quad read and write access to external flash devices. This module has a memory mapped register interface, which provides a direct memory interface for accessing data from external flash devices, simplifying software requirements.

The QSPI module has the following features:

- Memory-Mapped *Direct* mode of operation for performing flash data transfers and executing code from flash memory.
- Software triggered 'indirect' mode of operation for performing low latency and non-processor intensive flash data transfers.
- Local SRAM to reduce bus overhead and buffer flash data during indirect transfers.
- Set of software accessible flash control registers to perform any flash command, including data transfers up to 8-bytes at a time.
- Supports any device clock frequency, including frequencies of 96 MHz (QSPI mode 0 only).
- Supports XIP (Execute in Place), also referred to as continuous mode.
- Supports single, dual or quad I/O instructions.
- Supports 16/32/64 byte cacheline wrap accesses.
- Supports ECC for its internal SRAM buffer.
- Programmable device sizes.
- Programmable write protected regions to block system writes from taking effect.
- Programmable delays between transactions.
- Legacy mode allowing software direct access to low level transmit and receive FIFOs bypassing the higher layer processes.
- Independent reference clock to decouple bus clock from SPI clock – allows slow system clocks.
- Serial clock with programmable polarity.
- Programmable baud rate generator to generate QSPI clocks.
- Features included to improve high speed read data capture mechanism.
- Option to use adapted clocks to further improve read data capturing.
- Programmable interrupt generation.
- Up to four external chip selects.
- Supports Little-endian operation only.

For more information, see section *Quad Serial Peripheral Interface (QSPI)* in chapter *Peripherals* of the device TRM.

### 6.10.15 SPI

The SPI module is a master/slave high-speed synchronous serial input/output interface that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted in and out of the device at a programmed bit-transfer rate. There are four separate SPI modules (SPI0, SPI1, SPI2, and SPI3) in the device. All these four modules support up to two external devices (two chip selects) and are able to work as both master and slave. The SPI module allows multiple programmable chip-selects. It is normally used for communication between the device and external peripherals. Typical applications include interface to external I/O or peripheral expansion via devices such as shift registers, display drivers, SPI EEPROMS, and analog-to-digital converters. The SPI module may be used to connect to serial flash memory devices for booting. The SPI module supports EDMA events and can be used in conjunction with EDMA for data transfer with minimal CPU overhead.

The SPI module has the following features:

- 16-bit Shift register
- 16-bit Receive buffer register and 16-bit Receive buffer emulation *alias* register
- 16-bit Transmit data register and 16-bit Transmit data and format selection register
- 8-bit Baud clock generator
- Serial clock (SPIm\_CLK) I/O pin
- Slave in, master out (SPIm\_SIMO) I/O pin
- Slave out, master in (SPIm\_SOMI) I/O pin
- 2 Chip select signals (SPIm\_SCSn0 and SPIm\_SCSn1)
- Programmable SPI clock frequency range
- Programmable character length (2 to 16 bits)
- Programmable clock phase (delay or no delay)
- Programmable clock polarity (high or low)
- Interrupt capability
- DMA support (read/write synchronization events)
- Operates at up to 50 MHz in master mode and 25 MHz in slave mode (actual speed depends on SPI functional clock and SPI clock divider)

The SPI module allows software to program the following options:

- SPIm\_CLK frequency (SPI functional clock / 2 through SPI functional clock / 256)
- 3-pin and 4-pin options
- Character length (2 to 16 bits) and shift out direction (MSB/LSB first)
- Clock phase (delay or no delay) and polarity (high or low)
- Delay between transmissions in master mode
- Chip select setup and hold times in master mode
- Chip select hold in master mode

The SPI module does not support the following features:

- Multibuffer mode
- Parallel mode and parity
- GPIO mode

For more information, see section *Serial Peripheral Interface (SPI)* in chapter *Peripherals* of the device TRM.

### 6.10.16 Timers

There are total of 7 chip-level timers.

The device includes several types of timers used by the system software, including general-purpose (GP) timers, watchdog timers, and a wake-up timer, as it follows:

- TIMER\_0 is dedicated/tightly coupled for C66x CorePac. TIMER\_0 can be used as general-purpose timer or watchdog timer
- TIMER\_1 through TIMER\_4 are general-purpose timers
- TIMER\_5 is dedicated/tightly coupled for the ARM core 0. TIMER\_5 can be used as general-purpose timer or watchdog timer
- TIMER\_6 is dedicated as device wake-up timer by interrupting PMMC CPU. TIMER\_6 cannot be used by high-level software as a general-purpose timer or watchdog. TIMER\_6 is neither connected to Timer pin manager block nor to Timer IOs.
  - On-the-fly read/write register (while counting)

Each timer has two input pins (TINPL and TINPH) and two output pins (TOUTL and TOUTH).

At the chip level there are 4 timer pins — two input pins (TIMI[1:0]) and two output pins (TIMO[1:0]). Each of TIMER\_0 through TIMER\_5 input can be configured to be driven by the timer input pins. Each of TIMO[1:0] output pin can be driven by any of the timer outputs. The selection of timer inputs and outputs is controlled by Timer pin manager. The Timer pin manager block is controlled by registers in BOOT\_CFG module.

For more information, see section *Timers* in chapter *Peripherals* of the device TRM.

### 6.10.17 UART

The Universal Asynchronous Receiver/Transmitter peripheral is 16550 standard compatible asynchronous communications element. The UART can be placed in an alternate FIFO mode. This relieves the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver FIFO.

There are 3 UART (UART\_0, UART\_1 and UART\_2) modules in the device. Only UART\_0 supports full modem control functions. Each UART can be used for configuration and data exchange with a number of external peripheral devices or interprocessor communication between devices.

The UART<sub>i</sub> (where i = 0 to 2) include the following features:

- 16550 standard compatible
- 16-byte FIFO buffer for receiver and 16-byte FIFO for transmitter
- Baud generation based on programmable divisors operating from a fixed functional clock of 192 MHz
- Oversampling is programmed by software as 16 or 13. Thus, the baud rate computation is one of two options:
  - Baud rate = (functional clock / 16) / N
  - Baud rate = (functional clock / 13) / N
- Break character detection and generation
- Configurable data format:
  - Data bit: 5, 6, 7, or 8 bits
  - Parity bit: Even, odd, none
  - Stop-bit: 1, 1.5, 2 bit(s)
- Flow control: Hardware (RTS/CTS)
- The 192 MHz functional clock option allows baud rates up to 12Mbps

The UART performs serial-to-parallel conversions on data received from a peripheral device or modem and parallel-to-serial conversion on data received from the CPU. The CPU can read the UART status at any time. The UART includes control capability and a processor interrupt system that can be tailored to minimize software management of the communications link.

For more information, see section *Universal Asynchronous Receiver/Transmitter (UART)* in chapter *Peripherals* of the device TRM.

### 6.10.18 USB

Similar to earlier versions of USB bus, USB 2.0 is a general-purpose cable bus, supporting data exchange between a host device and a wide range of simultaneously accessible peripherals.

The device supports two USB 2.0 subsystems with High Speed Dual-Role-Device (DRD) ports with integrated PHY.

The USB 2.0 subsystem, supports the following USB features:

- Dual-role-device (DRD) capability:
  - Supports USB 2.0 Peripheral (or Device) mode at Highspeed (480 Mbps) and Fullspeed (12 Mbps)
  - Supports USB 2.0 Host mode at Highspeed (480 Mbps), Fullspeed (12 Mbps), and Lowspeed (1.5 Mbps)
  - USB 2.0 static peripheral operation
  - USB 2.0 static host operation
  - xHCI Debug Capability
  - External Buffer Control (EBC) mode for IN (Tx) Endpoint
- Each controller instance contains single xHCI with the following features:
  - Compatible to the xHCI Specification (Revision 1.1) in Host mode
  - Supports 15 Transmit (TX), 15 Receive (RX) endpoints (EPs), and one EP0 endpoint which is bidirectional
  - Internal DMA controller
  - Interrupt moderation and blocking
  - Supports for all USB transfer modes - Control, Bulk, Interrupt, and Isochronous
  - Supports high bandwidth ISO mode
  - Descriptor caching and data pre-fetching used to improve system performance
  - Dynamic FIFO memory allocation for all endpoints
- Operation flexibility:
  - Uniform programming model for HS, FS, and LS operation
  - Multiple interrupt lines:
    - 16 interrupts associated with 16 programmable Event Rings for multi-core support
    - A MISC interrupt line for all miscellaneous events
- ECC RAM
- External requirements:
  - An external charge pump for VBUS 5 V generation
  - An external reference clock input for USB PHY operation
  - An external high-precision resistor for internal PHY termination calibration

The following are USB features which are not supported:

- USB 3.0 SuperSpeed (5 Gbps) or USB3.1 SuperSpeed+ (10 Gbps) operation in either host or device modes
- OTG Functionality
- HSIC (High Speed inter-chip)
- ULPI Interface for external PHY
- Battery Charger Support
- Accessory Charger Adaptor Support
- xHCI Virtualization
- Hibernation (separate power domain for wake up from USB and save/ restore on wakeup) mode



- External Buffer Control (EBC) for OUT (Rx) Endpoint

For more information, see section *Universal Serial Bus Subsystem (USB)* in chapter *Peripherals* of the device TRM.

## 7 Applications, Implementation, and Layout

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test design implementation to confirm system functionality.

### 7.1 DDR3L Board Design and Layout Guidelines

#### 7.1.1 DDR3L General Board Layout Guidelines

To help ensure good signaling performance, consider the following board design guidelines:

- Avoid crossing splits in the power plane.
- Minimize Vref noise.
- Use the widest trace that is practical between decoupling capacitors and memory module.
- Maintain a single reference.
- Minimize ISI by keeping impedances matched.
- Minimize crosstalk by isolating sensitive bits, such as strobes, and avoiding return path discontinuities.
- Use proper low-pass filtering on the Vref pins.
- Keep the stub length as short as possible.
- Add additional spacing for on-clock and strobe nets to eliminate crosstalk.
- Maintain a common ground reference for all bypass and decoupling capacitors.
- Take into account the differences in propagation delays between microstrip and stripline nets when evaluating timing constraints.

#### 7.1.2 DDR3L Board Design and Layout Guidelines

##### 7.1.2.1 Board Designs

TI only supports board designs using DDR3L memory that follow the guidelines in this document. The switching characteristics and timing diagram for the DDR3L memory controller are shown in [Table 7-1](#) and [Figure 7-1](#).

**Table 7-1. Switching Characteristics Over Recommended Operating Conditions for DDR3L Memory Controller**

| NO. | PARAMETER  | MIN | MAX                | UNIT |
|-----|--|-----|--------------------|------|
| 1   | $t_{c(DDR3\_CLKOUT\_P/N)}$ Cycle time, DDR3_CLKOUT_P/N | 2.5 | 3.3 <sup>(1)</sup> | ns   |

(1) This is the absolute maximum value of the clock period. Actual maximum clock period may be limited by DDR3L speed grade and operating frequency (see the DDR3L memory device data sheet).



**Figure 7-1. DDR3L Memory Controller Clock Timing**

### 7.1.2.2 DDR3L Device Combinations

Because there are several possible combinations of device counts and single- or dual-side mounting, [Table 7-2](#) summarizes the supported device configurations.

**Table 7-2. Supported DDR3L Device Combinations**

| NUMBER OF DDR3L DEVICES | DDR3L DEVICE WIDTH (BITS) | MIRRORED?        | DDR EMIF WIDTH (BITS) |
|-------------------------|---------------------------|------------------|-----------------------|
| 1                       | 16                        | N                | 16                    |
| 2                       | 8                         | Y <sup>(1)</sup> | 16                    |
| 2                       | 16                        | N                | 32                    |
| 2                       | 16                        | Y <sup>(1)</sup> | 32                    |
| 3                       | 16                        | N                | 32                    |
| 4                       | 8                         | N                | 32                    |
| 4                       | 8                         | Y <sup>(2)</sup> | 32                    |
| 5                       | 8                         | N                | 3                     |

(1) Two DDR3L devices are mirrored when one device is placed on the top of the board and the second device is placed on the bottom of the board.

(2) This is two mirrored pairs of DDR3L devices.

### 7.1.2.3 DDR3L Interface Schematic

#### 7.1.2.3.1 32-Bit DDR3L Interface

The DDR EMIF schematic varies, depending upon the width of the DDR3L devices used and the width of the bus used (16 or 32 bits). General connectivity is straightforward and very similar. 16-bit DDR devices look like two 8-bit devices. [Figure 7-2](#) and [Figure 7-3](#) show the schematic connections for 32-bit interfaces using x16 devices.

#### 7.1.2.3.2 16-Bit DDR3L Interface

Note that the 16-bit wide interface schematic is practically identical to the 32-bit interface (see [Figure 7-2](#) and [Figure 7-3](#)); only the high-word DDR memories are removed and the unused DQS inputs are tied off.

When not using all or part of the DDR EMIF, the proper method of handling the unused pins is to tie off the DDR3\_DQS\*\_Pi pins to ground via a 1k-Ω resistor and to tie off the DDR3\_DQS\*\_Ni pins to the corresponding DVDD\_DDR supply via a 1k-Ω resistor. This needs to be done for each byte not used. Although these signals have internal pullups and pulldowns, external pullups and pulldowns provide additional protection against external electrical noise causing activity on the signals.

The DVDD\_DDR and DDR3\_VREFSSTL power supply pins need to be connected to their respective power supplies even if the DDR EMIF is not being used. All other DDR EMIF pins can be left unconnected. Note: The only DDR EMIF configurations supported are 32-bits wide, 16-bits wide, or not used.





Figure 7-2. 32-Bit, One-Bank DDR EMIF Interface Schematic Using Two 16-Bit DDR3L Devices



$Z_o$  — Termination is required. See terminator comments.  
 $Z_Q$  — Value determined according to the DDR memory device data sheet.

Figure 7-3. 32-Bit, One-Bank DDR EMIF Interface Schematic Using Four 8-Bit DDR3L Devices

ADVANCE INFORMATION

### 7.1.2.4 Compatible JEDEC DDR3L Devices

Table 7-3 shows the parameters of the JEDEC DDR3L devices that are compatible with this interface.

**Table 7-3. Compatible JEDEC DDR3L Devices**

| NO. | PARAMETER                                     | CONDITION                | MIN | MAX | UNIT    |
|-----|---|--------------------------|-----|-----|---------|
| 1   | JEDEC DDR3L device speed grade <sup>(1)</sup> | DDR clock rate ≤ 400 MHz | 800 |     | MT/s    |
| 2   | JEDEC DDR3L device bit width                  |                          | x8  | x16 | Bits    |
| 3   | JEDEC DDR3L device count <sup>(2)</sup>       |                          | 2   | 5   | Devices |

(1) Refer to Table 7-1 Switching Characteristics Over Recommended Operating Conditions for DDR3L Memory Controller for the range of supported DDR clock rates.

(2) For valid DDR3L device configurations and device counts, see Section 7.1.2.2, Figure 7-2, and Figure 7-3.

### 7.1.2.5 PCB Stackup

The minimum stackup for routing the DDR EMIF interface is a six-layer stack up as shown in Table 7-4. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance SI/EMI performance, or to reduce the size of the PCB footprint. Complete stackup specifications are provided in Table 7-5.

**Table 7-4. Six-Layer PCB Stackup Suggestion**

| LAYER | TYPE   | DESCRIPTION                           |
|-------|--------|---------------------------------------|
| 1     | Signal | Top routing mostly vertical           |
| 2     | Plane  | Ground                                |
| 3     | Plane  | Split power plane                     |
| 4     | Plane  | Split power plane or Internal routing |
| 5     | Plane  | Ground                                |
| 6     | Signal | Bottom routing mostly horizontal      |

**Table 7-5. PCB Stackup Specifications**

| NO.  | PARAMETER   | MIN   | TYP | MAX   | UNIT |
|------|---|-------|-----|-------|------|
| PS1  | PCB routing/plane layers  | 6     |     |       |      |
| PS2  | Signal routing layers   | 3     |     |       |      |
| PS3  | Full ground reference layers under DDR3L routing region <sup>(1)</sup>            | 1     |     |       |      |
| PS4  | Full 1.5-V power reference layers under the DDR3L routing region <sup>(1)</sup>   | 1     |     |       |      |
| PS5  | Number of reference plane cuts allowed within DDR3L routing region <sup>(2)</sup> |       |     | 0     |      |
| PS6  | Number of layers between DDR3L routing layer and reference plane <sup>(3)</sup>   |       |     | 0     |      |
| PS7  | PCB routing feature size  |       | 4   |       | Mils |
| PS8  | PCB trace width, w  |       | 4   |       | Mils |
| PS9  | Single-ended impedance, Z <sub>0</sub>  |       | 40  | 75    | Ω    |
| PS10 | Impedance control <sup>(5)</sup>  | Z - 5 | Z   | Z + 5 | Ω    |

(1) Ground reference layers are preferred over power reference layers. Be sure to include bypass caps to accommodate reference layer return current as the trace routes switch routing layers.

(2) No traces should cross reference plane cuts within the DDR3L routing region. High-speed signal traces crossing reference plane cuts create large return current paths which can lead to excessive crosstalk and EMI radiation.


(3) Reference planes are to be directly adjacent to the signal plane to minimize the size of the return current loop.

(4) An 18-mil pad assumes Via Channel is the most economical BGA escape. A 20-mil pad may be used if additional layers are available for power routing. An 18-mil pad is required for minimum layer count escape.

(5) Z is the nominal singled-ended impedance selected for the PCB specified by PS9.

### 7.1.2.6 Placement

Figure 7-4 shows the required placement for the processor as well as the DDR3L devices. The dimensions for this figure are defined in Table 7-6. The placement does not restrict the side of the PCB on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For a 16-bit DDR memory system, the high-word DDR3L devices are omitted from the placement.



PCB\_DDR3\_3

Figure 7-4. Placement Specifications

**Table 7-6. Placement Specifications DDR3L**

| NO.   | PARAMETER  | MIN | MAX  | UNIT |
|-------|--|-----|------|------|
| KOD31 | X1   |     | 500  | Mils |
| KOD32 | X2   |     | 600  | Mils |
| KOD33 | X3   |     | 600  | Mils |
| KOD34 | Y1   |     | 1800 | Mils |
| KOD35 | Y2   |     | 600  | Mils |
| KOD36 | DDR3L keepout region <sup>(1)</sup>  |     |      |      |
| KOD37 | Clearance from non-DDR3L signal traces to DDR3L signal traces <sup>(2)</sup> | 4   |      | W    |

(1) DDR3L keepout region to encompass entire DDR3L routing area.

(2) Non-DDR3L signals allowed within DDR3L keepout region provided they are separated from DDR3L routing layers by a ground plane.

### 7.1.2.7 DDR3L Keepout Region

The region of the PCB used for DDR3L circuitry must be isolated from other signals. The DDR3L keepout region is defined for this purpose and is shown in [Figure 7-5](#). The size of this region varies with the placement and DDR3L routing. Additional clearances required for the keepout region are shown in [Table 7-6](#). Non-DDR3L signals should not be routed on the DDR3L signal layers within the DDR3L keepout region. Non-DDR3L signals may be routed in the region, provided they are routed on layers separated from the DDR3L signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this region. In addition, the DVDD\_DDR power plane should cover the entire keepout region. Also note that the two signals from the DDR3L controller should be separated from each other by the specification in [Table 7-6](#) (see [KOD37](#)).






Figure 7-5. DDR3L Keepout Region

ADVANCE INFORMATION

### 7.1.2.8 Bulk Bypass Capacitors

Bulk bypass capacitors are required for moderate speed bypassing of the DDR3L and other circuitry. [Table 7-7](#) contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the DDR EMIF controller and DDR3L devices. Additional bulk bypass capacitance may be needed for other circuitry.

**Table 7-7. Bulk Bypass Capacitors**

| NO. | PARAMETER   | MIN | MAX | UNIT    |
|-----|---|-----|-----|---------|
| 1   | DVDD_DDR bulk bypass capacitor count <sup>(1)</sup> | 1   |     | Devices |
| 2   | DVDD_DDR bulk bypass total capacitance              | 22  |     | μF      |

(1) These devices should be placed near the devices they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass capacitors and DDR3L signal routing.

### 7.1.2.9 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critical for proper DDR3L interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass capacitors, processor/DDR power, and processor/DDR ground connections. [Table 7-8](#) contains the specification for the HS bypass capacitors as well as for the power connections on the PCB. Generally speaking, it is good to:

1. Fit as many HS bypass capacitors as possible.
2. Minimize the distance from the bypass cap to the pins/balls being bypassed.
3. Use the smallest physical sized capacitors possible with the highest capacitance readily available.
4. Connect the bypass capacitor pads to their vias using the widest traces possible and using the largest hole size via possible.
5. Minimize via sharing. Note the limits on via sharing shown in [Table 7-8](#).

**Table 7-8. High-Speed Bypass Capacitors**

| NO. | PARAMETER  | MIN  | TYP   | MAX  | UNIT    |
|-----|--|------|---|------|---------|
| 1   | HS bypass capacitor package size <sup>(1)</sup>                                      |      | 0201  | 0402 | 10 Mils |
| 2   | Distance, HS bypass capacitor to processor being bypassed <sup>(2)(3)(4)</sup>       |      |   | 400  | Mils    |
| 3   | Processor HS bypass capacitor count per DVDD_DDR rail <sup>(12)</sup>                |      | See <a href="#">Section 7.3</a> and <sup>(11)</sup> |      | Devices |
| 4   | Processor HS bypass capacitor total capacitance per DVDD_DDR rail <sup>(12)</sup>    |      | See <a href="#">Section 7.3</a> and <sup>(11)</sup> |      | μF      |
| 5   | Number of connection vias for each device power/ground ball <sup>(5)</sup>           |      |   |      | Vias    |
| 6   | Trace length from device power/ground ball to connection via <sup>(2)</sup>          |      | 35  | 70   | Mils    |
| 7   | Distance, HS bypass capacitor to DDR3L device being bypassed <sup>(6)</sup>          |      |   | 150  | Mils    |
| 8   | DDR3L device HS bypass capacitor count <sup>(7)</sup>                                | 12   |   |      | Devices |
| 9   | DDR3L device HS bypass capacitor total capacitance <sup>(7)</sup>                    | 0.85 |   |      | μF      |
| 10  | Number of connection vias for each HS capacitor <sup>(8)(9)</sup>                    | 2    |   |      | Vias    |
| 11  | Trace length from bypass capacitor connect to connection via <sup>(2)(9)</sup>       |      | 35  | 100  | Mils    |
| 12  | Number of connection vias for each DDR3L device power/ground ball <sup>(10)</sup>    | 1    |   |      | Vias    |
| 13  | Trace length from DDR3L device power/ground ball to connection via <sup>(2)(8)</sup> |      | 35  | 60   | Mils    |

(1) LxW, 10-mil units, that is, a 0402 is a 40x20-mil surface-mount capacitor.

(2) Closer/shorter is better.

(3) Measured from the nearest processor power/ground ball to the center of the capacitor package.

(4) Three of these capacitors should be located underneath the processor, between the cluster of DVDD\_DDR balls and ground balls, between the DDR3L interfaces on the package.

(5) See the Via Channel™ escape for the processor package.

(6) Measured from the DDR3L device power/ground ball to the center of the capacitor package.

(7) Per DDR3L device.

(8) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. No sharing of vias is permitted on the same side of the board.

- (9) An HS bypass capacitor may share a via with a DDR3L device mounted on the same side of the PCB. A wide trace should be used for the connection and the length from the capacitor pad to the DDR3L device pad should be less than 150 mils.
- (10) Up to a total of two pairs of DDR power/ground balls may share a via.
- (11) The capacitor recommendations in this data manual reflect only the needs of this processor. Please see the memory vendor's guidelines for determining the appropriate decoupling capacitor arrangement for the memory device itself.
- (12) For more information, see [Section 7.3](#), *Power Distribution Network Implementation Guidance*.

### 7.1.2.9.1 Return Current Bypass Capacitors

Use additional bypass capacitors if the return current reference plane changes due to DDR3L signals hopping from one signal layer to another. The bypass capacitor here provides a path for the return current to hop planes along with the signal. As many of these return current bypass capacitors should be used as possible. Because these are returns for signal current, the signal via size may be used for these capacitors.

### 7.1.2.10 Net Classes

[Table 7-9](#) lists the clock net classes for the DDR EMIF. [Table 7-10](#) lists the signal net classes, and associated clock net classes, for signals in the DDR EMIF. These net classes are used for the termination and routing rules that follow.

**Table 7-9. Clock Net Class Definitions**

| CLOCK NET CLASS     | PROCESSOR PIN NAMES             |
|---------------------|---------------------------------|
| CK                  | DDR3_CLKOUT_N* / DDR3_CLKOUT_P* |
| DQS0                | DDR3_DQS0_P / ddrx_dqsn0        |
| DQS1                | DDR3_DQS0_P / DDR3_DQS0_N       |
| DQS2 <sup>(1)</sup> | DDR3_DQS1_P / DDR3_DQS1_N       |
| DQS3 <sup>(1)</sup> | DDR3_DQS2_P / DDR3_DQS2_N       |

(1) Only used on 32-bit wide DDR3L memory systems.

**Table 7-10. Signal Net Class Definitions**

| SIGNAL NET CLASS   | ASSOCIATED CLOCK NET CLASS | PROCESSOR PIN NAMES   |
|--------------------|----------------------------|---|
| ADDR_CTRL          | CK                         | DDR3_BA[2:0], DDR3_A[14:0], DDR3_CEn0, DDR3_CASn, DDR3_RASn, DDR3_WEn, DDR3_CKE0, DDR3_ODT0 |
| DQ0                | DQS0                       | DDR3_D[7:0], DDR3_DQM0  |
| DQ1                | DQS1                       | DDR3_D[15:8], DDR3_DQM1   |
| DQ2 <sup>(1)</sup> | DQS2                       | DDR3_D[23:16], DDR3_DQM2  |
| DQ3 <sup>(1)</sup> | DQS3                       | DDR3_D[31:24], DDR3_DQM3  |

(1) Only used on 32-bit wide DDR3L memory systems.

### 7.1.2.11 DDR3L Signal Termination

Signal terminators are required for the CK and ADDR\_CTRL net classes. The data lines are terminated by ODT and, thus, the PCB traces should be unterminated. Detailed termination specifications are covered in the routing rules in the following sections.

### 7.1.2.12 VREF\_DDR Routing

DDR3\_VREFSSTL (VREF) is used as a reference by the input buffers of the DDR3L memories as well as the processor. VREF is intended to be half the DDR3L power supply voltage and is typically generated with the DVDD\_DDR and VTT power supply. It should be routed as a nominal 20-mil wide trace with 0.1 µF bypass capacitors near each device connection. Narrowing of VREF is allowed to accommodate routing congestion.

### 7.1.2.13 VTT

Like VREF, the nominal value of the VTT supply is half the DDR3L supply voltage. Unlike VREF, VTT is expected to source and sink current, specifically the termination current for the ADDR\_CTRL net class Thevener terminators. VTT is needed at the end of the address bus and it should be routed as a power sub-plane. VTT should be bypassed near the terminator resistors.

### 7.1.2.14 CK and ADDR\_CTRL Topologies and Routing Definition


The CK and ADDR\_CTRL net classes are routed similarly and are length matched to minimize skew between them. CK is a bit more complicated because it runs at a higher transition rate and is differential. The following subsections show the topology and routing for various DDR3L configurations for CK and ADDR\_CTRL. The figures in the following subsections define the terms for the routing specification detailed in [Table 7-11](#).

#### 7.1.2.14.1 Four DDR3L Devices

Four DDR3L devices are supported on the DDR EMIF consisting of four x8 DDR3L devices arranged as one bank (CS). These four devices may be mounted on a single side of the PCB, or may be mirrored in two pairs to save board space at a cost of increased routing complexity and parts on the backside of the PCB.

##### 7.1.2.14.1.1 CK and ADDR\_CTRL Topologies, Four DDR3L Devices

[Figure 7-6](#) shows the topology of the CK net classes and [Figure 7-7](#) shows the topology for the corresponding ADDR\_CTRL net classes.



**Figure 7-6. CK Topology for Four x8 DDR3L Devices**




Figure 7-7. ADDR\_CTRL Topology for Four x8 DDR3L Devices

7.1.2.14.1.2 CK and ADDR\_CTRL Routing, Four DDR3L Devices

Figure 7-8 shows the CK routing for four DDR3L devices placed on the same side of the PCB. Figure 7-9 shows the corresponding ADDR\_CTRL routing.




Figure 7-8. CK Routing for Four Single-Side DDR3L Devices




Figure 7-9. ADDR\_CTRL Routing for Four Single-Side DDR3L Devices

To save PCB space, the four DDR3L memories may be mounted as two mirrored pairs at a cost of increased routing and assembly complexity. Figure 7-10 and Figure 7-11 show the routing for CK and ADDR\_CTRL, respectively, for four DDR3L devices mirrored in a two-pair configuration.




Figure 7-10. CK Routing for Four Mirrored DDR3L Devices

ADVANCE INFORMATION




Figure 7-11. ADDR\_CTRL Routing for Four Mirrored DDR3L Devices

7.1.2.14.2 One DDR3L Device

A single DDR3L device is supported on the DDR EMIF consisting of one x16 DDR3L device arranged as one bank (CS), 16 bits wide.

7.1.2.14.2.1 CK and ADDR\_CTRL Topologies, One DDR3L Device

Figure 7-12 shows the topology of the CK net classes and Figure 7-13 shows the topology for the corresponding ADDR\_CTRL net classes.




Figure 7-12. CK Topology for One DDR3L Device

ADVANCE INFORMATION




Figure 7-13. ADDR\_CTRL Topology for One DDR3L Device

7.1.2.14.2.2 CK and ADDR/CTRL Routing, One DDR3L Device

Figure 7-14 shows the CK routing for one DDR3L device placed on the same side of the PCB. Figure 7-15 shows the corresponding ADDR\_CTRL routing.




Figure 7-14. CK Routing for One DDR3L Device

ADVANCE INFORMATION






Figure 7-15. ADDR\_CTRL Routing for One DDR3L Device

### 7.1.2.15 Data Topologies and Routing Definition

No matter the number of DDR3L devices used, the data line topology is always point to point, so its definition is simple.

Care should be taken to minimize layer transitions during routing. If a layer transition is necessary, it is better to transition to a layer using the same reference plane. If this cannot be accommodated, ensure there are nearby ground vias to allow the return currents to transition between reference planes if both reference planes are ground or DVDD\_DDR. Ensure there are nearby bypass capacitors to allow the return currents to transition between reference planes if one of the reference planes is ground. The goal is to minimize the size of the return current loops.

#### 7.1.2.15.1 DQS and DQ/DM Topologies, Any Number of Allowed DDR3L Devices

DQS lines are point-to-point differential, and DQ/DM lines are point-to-point singled ended. Figure 7-16 and Figure 7-17 show these topologies.




Figure 7-16. DQS Topology






Figure 7-17. DQ/DM Topology

#### 7.1.2.15.2 DQS and DQ/DM Routing, Any Number of Allowed DDR3L Devices

Figure 7-18 and Figure 7-19 show the DQS and DQ/DM routing.



**Figure 7-18. DQS Routing With Any Number of Allowed DDR3L Devices**



**Figure 7-19. DQ/DM Routing With Any Number of Allowed DDR3L Devices**

### 7.1.2.16 Routing Specification

#### 7.1.2.16.1 CK and ADDR\_CTRL Routing Specification

Skew within the CK and ADDR\_CTRL net classes directly reduces setup and hold margin and, thus, this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. A metric to establish this maximum length is Manhattan distance. The Manhattan distance between two points on a PCB is the length between the points when connecting them only with horizontal or vertical segments. A reasonable trace route length is to within a percentage of its Manhattan distance. CACLM is defined as Clock Address Control Longest Manhattan distance.

Given the clock and address pin locations on the processor and the DDR3L memories, the maximum possible Manhattan distance can be determined given the placement. [Figure 7-20](#) and [Figure 7-21](#) show this distance for four loads and two loads, respectively. It is from this distance that the specifications on the lengths of the transmission lines for the address bus are determined. CACLM is determined similarly for other address bus configurations; that is, it is based on the longest net of the CK/ADDR\_CTRL net class. For CK and ADDR\_CTRL routing, these specifications are contained in [Table 7-11](#).




Figure 7-20. Four Address Loads on One Side of PCB




Figure 7-21. Two Address Loads on One Side of PCB

Table 7-11. CK and ADDR\_CTRL Routing Specification<sup>(2)(3)</sup>

| NO.    | PARAMETER              | MIN | TYP                | MAX                | UNIT |
|--------|------------------------|-----|--------------------|--------------------|------|
| CARS31 | A1+A2 length           |     |                    | 500 <sup>(1)</sup> | ps   |
| CARS32 | A1+A2 skew             |     |                    | 29                 | ps   |
| CARS33 | A3 length              |     |                    | 125                | ps   |
| CARS34 | A3 skew <sup>(4)</sup> |     |                    | 6                  | ps   |
| CARS35 | A3 skew <sup>(5)</sup> |     |                    | 6                  | ps   |
| CARS36 | A4 length              |     |                    | 125                | ps   |
| CARS37 | A4 skew                |     |                    | 6                  | ps   |
| CARS38 | AS length              |     | 5 <sup>(1)</sup>   | 17                 | ps   |
| CARS39 | AS skew                |     | 1.3 <sup>(1)</sup> | 14                 | ps   |

**Table 7-11. CK and ADDR\_CTRL Routing Specification<sup>(2)(3)</sup> (continued)**

| NO.     | PARAMETER  | MIN  | TYP | MAX               | UNIT |
|---------|--|------|-----|-------------------|------|
| CARS310 | AS+/AS- length   |      | 5   | 12                | ps   |
| CARS311 | AS+/AS- skew   |      |     | 1                 | ps   |
| CARS312 | AT length <sup>(6)</sup>   |      | 75  |                   | ps   |
| CARS313 | AT skew <sup>(7)</sup>   |      | 14  |                   | ps   |
| CARS314 | AT skew <sup>(8)</sup>   |      |     | 1                 | ps   |
| CARS315 | CK/ADDR_CTRL trace length  |      |     | 1020              | ps   |
| CARS316 | Vias per trace   |      |     | 3 <sup>(1)</sup>  | vias |
| CARS317 | Via count difference   |      |     | 1 <sup>(15)</sup> | vias |
| CARS318 | Center-to-center CK to other DDR3L trace spacing <sup>(9)</sup>            | 4w   |     |                   |      |
| CARS319 | Center-to-center ADDR_CTRL to other DDR3L trace spacing <sup>(9)(10)</sup> | 4w   |     |                   |      |
| CARS320 | Center-to-center ADDR_CTRL to other ADDR_CTRL trace spacing <sup>(9)</sup> | 3w   |     |                   |      |
| CARS321 | CK center-to-center spacing <sup>(11)(12)</sup>                            |      |     |                   |      |
| CARS322 | CK spacing to other net <sup>(9)</sup>                                     | 4w   |     |                   |      |
| CARS323 | Rcp <sup>(13)</sup>  | Zo-1 | Zo  | Zo+1              | Ω    |
| CARS324 | Rtt <sup>(13)(14)</sup>  | Zo-5 | Zo  | Zo+5              | Ω    |

(1) Max value is based upon conservative signal integrity approach. This value could be extended only if detailed signal integrity analysis of rise time and fall time confirms desired operation.

(2) The use of vias should be minimized.

(3) Additional bypass capacitors are required when using the DVDD\_DDR plane as the reference plane to allow the return current to jump between the DVDD\_DDR plane and the ground plane when the net class switches layers at a via.

(4) Non-mirrored configuration (all DDR3L memories on same side of PCB).

(5) Mirrored configuration (one DDR3L device on top of the board and one DDR3L device on the bottom).

(6) While this length can be increased for convenience, its length should be minimized.

(7) ADDR\_CTRL net class only (not CK net class). Minimizing this skew is recommended, but not required.

(8) CK net class only.

(9) Center-to-center spacing is allowed to fall to minimum 2w for up to 1250 mils of routed length.

(10) The ADDR\_CTRL net class of the other DDR EMIF is considered *other DDR3L trace spacing*.

(11) CK spacing set to ensure proper differential impedance.

(12) The most important thing to do is control the impedance so inadvertent impedance mismatches are not created. Generally speaking, center-to-center spacing should be either 2w or slightly larger than 2w to achieve a differential impedance equal to twice the singleended impedance, Zo.

(13) Source termination (series resistor at driver) is specifically not allowed.


(14) Termination values should be uniform across the net class.

(15) Via count difference may increase by 1 only if accurate 3D modeling of the signal flight times – including accurately modeled signal propagation through vias – has been applied to ensure all segment skew maximums are not exceeded.

### 7.1.2.16.2 DQS and DQ Routing Specification

Skew within the DQS and DQ/DM net classes directly reduces setup and hold margin and thus this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. As with CK and ADDR\_CTRL, a reasonable trace route length is to within a percentage of its Manhattan distance. DQLMn is defined as DQ Longest Manhattan distance n, where n is the byte number. For a 32-bit interface, there are four DQLMs, DQLM0-DQLM3. Likewise, for a 16-bit interface, there are two DQLMs, DQLM0-DQLM1.

Given the DQS and DQ/DM pin locations on the processor and the DDR3L memories, the maximum possible Manhattan distance can be determined given the placement. [Figure 7-22](#) shows this distance for four loads. It is from this distance that the specifications on the lengths of the transmission lines for the data bus are determined. For DQS and DQ/DM routing, these specifications are contained in [Table 7-12](#).



DB0 - DB3 represent data bytes 0 - 3.

**Figure 7-22. Any Number of Allowed DDR3L Devices**

**Table 7-12. Data Routing Specification<sup>(2)(11)</sup>**

| NO.    | PARAMETER  | MIN | TYP | MAX               | UNIT             |
|--------|--|-----|-----|-------------------|------------------|
| DRS31  | DB0 length   |     |     | 340               | ps               |
| DRS32  | DB1 length   |     |     | 340               | ps               |
| DRS33  | DB2 length   |     |     | 340               | ps               |
| DRS34  | DB3 length   |     |     | 340               | ps               |
| DRS35  | DBn skew <sup>(3)</sup>  |     |     | 5                 | ps               |
| DRS36  | DQSn+ to DQSn- skew  |     |     | 1                 | ps               |
| DRS37  | DQSn to DBn skew <sup>(3)(4)</sup>                               |     |     | 5 <sup>(10)</sup> | ps               |
| DRS38  | Vias per trace   |     |     | 2 <sup>(1)</sup>  | vias             |
| DRS39  | Via count difference   |     |     | 0 <sup>(10)</sup> | vias             |
| DRS310 | Center-to-center DBn to other DDR3L trace spacing <sup>(6)</sup> | 4   |     |                   | w <sup>(5)</sup> |
| DRS311 | Center-to-center DBn to other DBn trace spacing <sup>(7)</sup>   | 3   |     |                   | w <sup>(5)</sup> |
| DRS312 | DQSn center-to-center spacing <sup>(8) (9)</sup>                 |     |     |                   |                  |
| DRS313 | DQSn center-to-center spacing to other net                       | 4   |     |                   | w <sup>(5)</sup> |

- (1) Max value is based upon conservative signal integrity approach. This value could be extended only if detailed signal integrity analysis of rise time and fall time confirms desired operation.
- (2) External termination disallowed. Data termination should use built-in ODT functionality.
- (3) Length matching is only done within a byte. Length matching across bytes is neither required nor recommended.
- (4) Each DQS pair is length matched to its associated byte.
- (5) Center-to-center spacing is allowed to fall to minimum 2w for up to 1250 mils of routed length.
- (6) Other DDR3L trace spacing means other DDR3L net classes not within the byte.
- (7) This applies to spacing within the net classes of a byte.
- (8) DQS pair spacing is set to ensure proper differential impedance.
- (9) The most important thing to do is control the impedance so inadvertent impedance mismatches are not created. Generally speaking, center-to-center spacing should be either 2w or slightly larger than 2w to achieve a differential impedance equal to twice the singleended impedance, Zo.
- (10) Via count difference may increase by 1 only if accurate 3D modeling of the signal flight times – including accurately modeled signal propagation through vias – has been applied to ensure DBn skew and DQSn to DBn skew maximums are not exceeded.
- (11) It is not required to match lengths across all bytes. Length matching is only required within the data bits of a given byte.

## 7.2 High Speed Differential Signal Routing Guidance

The *High-Speed Interface Layout Guidelines Application Report (SPRAAR7)* available from <http://www.ti.com/lit/pdf/spraar7> provides guidance for successful routing of the high speed differential signals. This includes PCB stackup and materials guidance as well as routing skew, length and spacing limits. TI supports *only* designs that follow the board design guidelines contained in the application report.

## 7.3 Power Distribution Network Implementation Guidance


The *Power Delivery Network Analysis Application Report (SPRAC38)* available from <http://www.ti.com/lit/pdf/sprac38> provides guidance for successful implementation of the power distribution network. This includes PCB stackup guidance as well as guidance for optimizing the selection and placement of the decoupling capacitors. TI supports *only* designs that follow the board design guidelines contained in the application report.

## 7.4 Single-Ended Interfaces

### 7.4.1 General Routing Guidelines

The following paragraphs detail the routing guidelines that must be observed when routing the various functional LVCMOS interfaces.

- Line spacing:
  - For a line width equal to  $W$ , the spacing between two lines must be  $2W$ , at least. This minimizes the crosstalk between switching signals between the different lines. On the PCB, this is not achievable everywhere (for example, when breaking signals out from the device package), but it is recommended to follow this rule as much as possible. When violating this guideline, minimize the length of the traces running parallel to each other (see [Figure 7-23](#)).



**Figure 7-23. Ground Guard Illustration**

- Length matching (unless otherwise specified):
  - For bus or traces at frequencies less than 10 MHz, the trace length matching (maximum length difference between the longest and the shortest lines) must be less than 25 mm.
  - For bus or traces at frequencies greater than 10 MHz, the trace length matching (maximum length difference between the longest and the shortest lines) must be less than 2.5 mm.
- Characteristic impedance
  - Unless otherwise specified, the characteristic impedance for single-ended interfaces is recommended to be between  $35\text{-}\Omega$  and  $65\text{-}\Omega$ .
- Multiple peripheral support
  - For interfaces where multiple peripherals have to be supported in the star topology, the length of each branch has to be balanced. Before closing the PCB design, it is highly recommended to verify signal integrity based on simulations including actual PCB extraction.


## 7.5 Clock Routing Guidelines

### 7.5.1 Oscillator Routing

When designing the printed-circuit board:

- Place the crystal circuit on the same side of the PCB as the 66AK2G0x device and as close as possible to the respective device pins SYSOSC\_IN / SYSOSC\_OUT, or AUDOSC\_IN / AUDOSC\_OUT.
- The crystal circuit traces should be placed on the outer layer of the PCB when possible, with the lengths being as short as possible to reduce parasitic capacitance and minimize crosstalk from other signals.
- Do not route any other signals under the crystal circuit traces if there is an adjacent signal layer on the PCB.
- Route all crystal circuit component ground connections to one common ground via. This via must directly connect to the ground plane.


- Treat VSS\_OSC\_AUDIO and VSS\_OSC\_SYS pins the same way as other device VSS pins: connect them to board ground as near to the ball as possible.



SWPS040-196

Figure 7-24. SYSOSC and AUDOSC PCB requirements

### 7.5.2 Oscillator Ground Connection



SPRS85v\_PCB\_CLK\_OSC\_2

Figure 7-25. Grounding Scheme for internal oscillators



## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 8.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, 66AK2G02). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

- TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZBB), the temperature range (for example, blank is the default commercial temperature range), and the device speed range, in megahertz (for example, 60 is 600 MHz). [Figure 8-1](#) provides a legend for reading the complete device name for any 66AK2G0x device.

For orderable part numbers of 66AK2G0x devices in the ZBB package type, see the Package Option Addendum of this document, the TI website ([www.ti.com](http://www.ti.com)), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the Silicon Errata ([SPRZ435](#)).




Figure 8-1. Device Nomenclature

(1) Applies to device max junction temperature.

## 8.2 Tools and Software

The following products support development for 66AK2G platforms:

### Development Tools

**66AK2G Clock Tree Tool** is an interactive clock tree configuration software that allows the user to visualize the device clock tree, interact with clock tree elements and view the effect on PRCM registers, interact with the PRCM registers and view the effect on the device clock tree, and view a trace of all the device registers affected by the user interaction with the clock tree.

**66AK2G Pin Mux Utility** is an interactive application that helps a system designer select the appropriate pin-multiplexing configuration for their device-based product design. The Pin Mux Utility provides a way to select valid IO Sets of specific peripheral interfaces to ensure the pinmultiplexing configuration selected for a design only uses valid IO Sets supported by the device.

## 8.3 Documentation Support

The following documents describe the 66AK2G devices:

### TRM

[66AK2G0x, 66AK2G1x DSP+ARM KeyStone II System-on-Chip \(SoC\) Technical Reference Manual](#)  
Details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the 66AK2G family of devices.

### Errata

[66AK2G0x Silicon Errata](#) Describes known advisories, limitations, and cautions on silicon and provides workarounds.

## 8.4 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

| PARTS    | PRODUCT FOLDER             | SAMPLE & BUY               | TECHNICAL DOCUMENTS        | TOOLS & SOFTWARE           | SUPPORT & COMMUNITY        |
|----------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| 66AK2G02 | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| 66AK2G01 | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |

## 8.5 Receiving Notification of Documentation Updates

To receive notification of documentation updates — including silicon errata — go to the product folder for your device on [ti.com](http://ti.com). In the upper right-hand corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

## 8.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### [TI Embedded Processors Wiki](#) *Texas Instruments Embedded Processors Wiki*

Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

## 8.7 Trademarks

NEON, CoreSight are trademarks of ARM Limited.  
 ARM, Cortex are registered trademarks of ARM Limited.  
 EtherCAT is a trademark of Beckhoff Automation GmbH.  
 QSPI is a trademark of Cadence Design Systems, Inc.  
 MediaLB is a registered trademark of Microchip Technology Inc.  
 MIPI is a registered trademark of Mobile Industry Processor Interface (MIPI) Alliance.  
 PCI Express, PCIe are registered trademarks of PCI-SIG.  
 PROFIBUS is a registered trademark of PROFIBUS and PROFINET International.  
 All other trademarks are the property of their respective owners.

## 8.8 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.9 Glossary


[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 9 Mechanical Packaging and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ZBB0625A

NFBGA



ADVANCE INFORMATION

4221562/A 05/2014

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

Figure 9-1. Mechanical Package

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|-------------------------|----------------------|--------------|-------------------------|---------|
| X66AK2G02ZBB60   | ACTIVE        | NFBGA        | ZBB             | 625  |             | TBD             | Call TI                 | Call TI              | 0 to 90      |                         | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.