

3V, 1Gb-bit Serial NAND Flash Memory (CASN Page Supported)

MX35LF1GE4ABZ4IG



Contents

| 1. FEAI | URES | 5 |
|--------------|--|----|
| 2. GENE | ERAL DESCRIPTIONS | |
| | Figure 1. Logic Diagram | 6 |
| 3. ORDE | ERING INFORMATION | 7 |
| 4. BALL | ASSIGNMENT AND DESCRIPTIONS | 8 |
| 5. PIN D | DESCRIPTIONS | 8 |
| | Figure 2. 8-WSON (8x6mm) | 8 |
| 6. DEVI | CE OPERATION | 9 |
| | Figure 3. Serial Mode Supported | 9 |
| 7. ADDF | RESS MAPPING | 10 |
| 8. COMI | MAND DESCRIPTION | 11 |
| o. oo | Table 1. Command Set | |
| 8-1. | WRITE Operations | 12 |
| | 8-1-1.Write Enable | 12 |
| | Figure 4. Write Enable (WREN) Sequence | 12 |
| | 8-1-2.Write Disable (04h) | 12 |
| | Figure 5. Write Disable (WRDI) Sequence | 12 |
| 8-2. | Feature Operations | 13 |
| | 8-2-1.GET Feature (0Fh) and SET Feature (1Fh) | 13 |
| | Table 2-1. Feature Settings | 13 |
| | Figure 6. GET FEATURE (0Fh) Timing | 14 |
| | Figure 7. SET FEATURE (1Fh) Timing | 14 |
| 8-3. | | |
| | 8-3-1.PAGE READ (13h) | |
| | Table 3. Wrap Address bit Table | |
| | 8-3-2.QE bit | |
| | Figure 8. PAGE READ (13h) Timing x1 | |
| | Figure 9. RANDOM DATA READ (03h or 0Bh) Timing | |
| | Figure 10. READ FROM CACHE x 2 | |
| | Figure 11. READ FROM CACHE x 4 | 19 |





| | 8-3-3.Page Read Cache Sequential (31h) / Page Read Cache End (3Fh) | 20 |
|---------|--|----|
| | Figure 12. Page Read Cache Sequential (31h) | 20 |
| | Figure 13. Page Read Cache End (3Fh) | 21 |
| | Figure 14. Page Read Cache Flow | 22 |
| | 8-3-4.READ ID (9Fh) | 23 |
| | Table 4. READ ID Table | 23 |
| | Figure 15. READ ID (9Fh) Timing | 23 |
| 8-4. | Serial NAND Parameter Page | 24 |
| | Table 5-1. Parameter Data Structure (Serial NAND Parameter Page) | 25 |
| 8-5. | CASN Page | 27 |
| | Table 5-2. CASN Page Data Structure | 28 |
| 8-6. | UniqueID Page | 35 |
| 8-7. | Internal ECC Status Read | 35 |
| | Table 6-1. The ECCSR (Internal ECC Status Register) Bits | 35 |
| | Table 6-2. The Definition of Internal ECC Status | 36 |
| | Figure 16. The Page Structure and Internal ECC Segments | 36 |
| | Figure 17. The Sequence of Internal ECC Status Read | 37 |
| 8-8. | Program Operations | 38 |
| | 8-8-1.PAGE PROGRAM | |
| | Figure 18. PROGRAM LOAD (02h) Timing | |
| | Figure 19. PROGRAM LOAD RANDOM DATA (84h) Timing | |
| | 8-8-2.QUAD IO PAGE PROGRAM | |
| | Figure 20. PROGRAM LOAD X4 (32h) Timing | |
| | Figure 21. QUAD IO PROGRAM RANDOM INPUT (34h) Timing | |
| | Figure 22. PROGRAM EXECUTE (10h) Timing | 42 |
| 9. BLO | CK OPERATIONS | 43 |
| 9-1. | Block Erase (D8h) | 43 |
| | Figure 23. Block Erase (BE) Sequence | 43 |
| 10. Fea | ture Register | 44 |
| 10-1 | . Block Protection Feature | 44 |
| | Table 7. Definition of Protection Bits | 45 |
| 10-2 | 2. Secure OTP (One-Time-Programmable) Feature | 46 |
| | Table 8. Secure OTP States | |
| 10-3 | 8. Status Register | 47 |





| | | Table 9. Status Register Bit Descriptions | 47 |
|-----|-------|---|----|
| 11. | SOFT | WARE ALGORITHM | 48 |
| | 11-1. | Invalid Blocks (Bad Blocks) | 48 |
| | | Figure 24. Bad Blocks | |
| | | Table 10. Valid Blocks | |
| | 11-2. | Bad Block Test Flow | 49 |
| | | Figure 25. Bad Block Test Flow | |
| | 11-3. | Failure Phenomena for Read/Program/Erase Operations | 49 |
| | | Table 11. Failure Modes | 49 |
| | | 11-3-1.Internal ECC Enabled/Disabled | 50 |
| | | Table 12. The Distribution of ECC Segment and Spare Area | 50 |
| 12. | DEVI | CE POWER-UP | 51 |
| | 12-1. | Power-up | 51 |
| | | Figure 26. Power On Sequence | 51 |
| 13. | PARA | METERS | 52 |
| | 13-1. | ABSOLUTE MAXIMUM RATINGS | 52 |
| | | Figure 27. Maximum Negative Overshoot Waveform | 52 |
| | | Table 13. AC Testing Conditions. | 52 |
| | | Table 14. Capacitance | 52 |
| | | Table 15. Operating Range | 52 |
| | | Figure 28. Maximum Positive Overshoot Waveform | 52 |
| | | Table 16. DC Characteristics | 53 |
| | | Table 17. General Timing Characteristics | 53 |
| | | Table 18. PROGRAM/READ/ERASE Characteristics | 53 |
| | | Figure 29. WP# Setup Timing and Hold Timing during SET FEATURE when BPRWD=1 | 54 |
| | | Figure 30. Serial Input Timing | 54 |
| | | Figure 31. Serial Output Timing | 54 |
| | | Figure 32. Hold Timing | 55 |
| 14. | PAC | (AGE INFORMATION | 56 |
| | 14-1. | 8-WSON (8x6mm), E.P. 3.4x4.3mm, Recommended for new design | 56 |
| 15. | REVI | SION HISTORY | 57 |



MX35LF1GE4ABZ4IG

3V, 1Gb Serial NAND Flash Memory

1. FEATURES

- 1Gb SLC NAND Flash
 - Bus: x4
 - Page size: (2048+96) byte- Block size: (128K+6K) byte
- Fast Read Access
 - Supports Random data read out by x1 x2 & x4 modes, (1-1-1,1-1-2, 1-1-4)^{Note 2}
 - Latency of array to register: 25us Note1
 - Frequency: 104MHz
- Page Program Operation
 - Page program time: 300us (typ)^{Note1}
- · Block Erase Operation
 - Block erase time: 1ms (typ.)
- Single Voltage Operation:
 - VCC: 2.7 to 3.6V

P/N: PM3232

 Both Serial NAND Parameter Page and CASN Page Supported

- · BP bits for block group protection
- · Low Power Dissipation
 - Max 30mA Active current (Read/Program/Erase)
- · Sleep Mode
 - 50uA (Max) standby current
- High Reliability
 - Program / Erase Endurance: Typical 100K cycles (with internal 4-bit ECC per (512+16) Byte
 - Data Retention: 10 years
- Wide Temperature Operating Range

-40°C to +85°C

· Package:

8-WSON (8x6mm)

All packaged devices are RoHS Compliant and Halogen-free.

Note 1. Please refer to the tRD_ECC and tPROG_ECC specifications if internal ECC function is turned on.

Note 2. Which indicates the number of I/O for command, address and data.



2. GENERAL DESCRIPTIONS

The MX35LF1GE4ABZ4IG is a 1Gb SLC NAND Flash memory device with Serial interface.

The memory array of this device adopted the same cell architecture as the parallel NAND, however implementing the industry standard serial interface.

An internal 4-bit ECC logic is implemented in the chip, which is enabled by default. The internal ECC can be disabled or enabled again by command. When the internal 4-bit ECC logic is disabled, the host side needs to handle the 4-bit ECC by host micro controller.

CS#

SCLK#

SSI/SIO0

SCLK#

SSI/SIO1

SO/SIO1

WP#/SIO2

Logic

HOLD#/SIO3

Figure 1. Logic Diagram


P/N: PM3232 Macronix Proprietary REV. 1.0, February 22, 2024



3. ORDERING INFORMATION

Part Name Description

Macronix NAND Flash devices are available in different configurations and densities. Verify valid part numbers by using Macronix's product search at http://www.Macronix.com. Contact Macronix sales for devices not found.




Please contact Macronix regional sales for the latest product selection and available form factors.

| Part Number | Density | Organization | VCC Range | Package | Temperature Grade |
|------------------|---------|--------------|-----------|----------------------------|----------------------|
| MX35LF1GE4ABZ4IG | 1Gb | x4 | 3V | 8-WSON (E.P.=3.4x4.3mm) | Industrial |



4. BALL ASSIGNMENT AND DESCRIPTIONS

Figure 2. 8-WSON (8x6mm)



5. PIN DESCRIPTIONS

| SYMBOL | DESCRIPTION |
|------------|---|
| CS# | Chip Select |
| SI/SIO0 | Serial Data Input (for 1 x I/O)/ Serial Data Input |
| | & Output (for 2xl/O or 4xl/O read mode) |
| SO/SIO1 | Serial Data Output (for 1 x I/O)/ Serial Data Input |
| 00/0101 | & Output (for 2xl/O or 4xl/O read mode) |
| SCLK | Clock Input |
| WP#/SIO2 | Write protection: connect to GND or Serial Data |
| WF#/3102 | Input & Output (for 4xI/O read mode) |
| HOLD#/SIO3 | Hold or Serial Data Input & Output (for 4xI/O |
| HOLD#/SIO3 | read mode) |
| VCC | + 3V Power Supply |
| GND | Ground |




6. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked via get features operations to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this device, this device becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this device should be High-Z.
- 3. When correct command is inputted to this device, this device becomes active mode and keeps the active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as **"Figure 3. Serial Mode Supported"**.
- 5. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.

Figure 3. Serial Mode Supported


P/N: PM3232





P/N: PM3232

7. ADDRESS MAPPING





P/N: PM3232

8. COMMAND DESCRIPTION

Table 1. Command Set

Read/Write Array Commands

| Command Type | GET FEATURE | SET FEATURE | PAGE READ | READ FROM CACHE | READ FROM CACHE x2 |
|-----------------|--------------|--------------|------------|-------------------------|--------------------------------|
| Command Code | 0Fh | 1Fh | 13h | 03h, 0Bh | 3Bh |
| Address Bytes | 1 | 1 | 3 | 2 | 2 |
| Dummy Bytes | 0 | 0 | 0 | 1 | 1 |
| Data Bytes | 1 | 1 | 0 | 1 to 2144 | 1 to 2144 |
| Actions | Get features | Set features | Array read | Output cache data on SO | Output cache data on SI and SO |

| Command Type | READ FROM CACHE x4 | PAGE Read Cache Sequential | PAGE Read Cache End | READ ID | Internal ECC Status Read | BLOCK ERASE | PROGRAM EXECUTE |
|-----------------|--|-------------------------------------|--|-------------------|-----------------------------------|----------------|---|
| Command Code | 6Bh | 31h | 3Fh | 9Fh | 7Ch | D8h | 10h |
| Address Bytes | 2 | 0 | 0 | 0 | 0 | 3 | 3 |
| Dummy Bytes | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| Data Bytes | 1 to 2144 | 1 to 2144 | 1 to 2144 | 2 | 1 | 0 | 0 |
| Actions | Output cache data on SI, SO, WP#, HOLD# | page data is | The last page data is transferred to buffer | Read device ID | Internal ECC Status Output | Block erase | Enter block/page address, no data, execute |

| Command Type | PROGRAM LOAD | PROGRAM LOAD RANDOM DATA | WRITE ENABLE | WRITE DISABLE | PROGRAM LOAD x4 | PROGRAM LOAD RANDOM DATA x4 | RESET |
|-----------------|---|---|-----------------|------------------|---|--|------------------|
| Command Code | 02h | 84h | 06h | 04h | 32h | 34h | FFh |
| Address Bytes | 2 | 2 | 0 | 0 | 2 | 2 | 0 |
| Dummy Bytes | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Data Bytes | 1 to 2144 | 1 to 2144 | 0 | 0 | 1 to 2144 | 1 to 2144 | 0 |
| Actions | Load program data with cache reset first | Load program data without cache reset | | | Program Load operation with X4 data input | Program Load random data operation with X4 data input | Reset the device |




8-1. WRITE Operations

8-1-1. Write Enable

The Write Enable (WREN, 06h) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like Page Program, Secure OTP program, Block Erase, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→sending WREN instruction code→ CS# goes high.

Figure 4. Write Enable (WREN) Sequence




8-1-2. Write Disable (04h)

The Write Disable (WRDI, 04h) instruction is to reset Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high. It disables the following operations:

- Block Erase
- Secure OTP program
- Page program

Figure 5. Write Disable (WRDI) Sequence



P/N: PM3232



8-2. Feature Operations

8-2-1. GET Feature (0Fh) and SET Feature (1Fh)

By issuing a one byte address into the feature address, the device may then decide if it's a feature read or feature modification. (0Fh) is for the "GET FEATURE"; (1Fh) is for the "SET FEATURE".

The RESET command (FFh) will not clear the previous feature setting, the feature setting data bits remain until the power is being cycled or modified by the settings in the table below. After a RESET command (FFh) is issued, the Status register OIP bit0 will go high. This bit can be polled to determine when the Reset operation is complete, as it will return to the default value (0) after the reset operation is finished. Issuing the RESET command (FFh) has no effect on the Block Protection and Configuration registers.

The Block Protection and Configuration registers (except the Secure OTP Protect bit) will return to their default state after a power cycle, and can also be changed using the Set Feature command. Issuing the Get Feature command to read the selected register value will not affect register content.

Table 2-1. Feature Settings

| Register | Address | Data Bits | | | | | | | | | |
|---------------------|---------|--------------------------|-------------------------|----------|----------------|----------|----------|---------------|-----------------|--|--|
| Register | | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | | |
| Secure OTP | B0h | Secure OTP Protect | Secure OTP Enable | Reserved | ECC enabled | Reserved | Reserved | Reserved | QE | | |
| Status | C0h | Reserved | CRBSY | ECC_S1 | ECC_S0 | P_Fail | E_Fail | WEL | OIP | | |
| Block Protection | A0h | BPRWD ¹ | Reserved | BP2 | BP1 | BP0 | Invert | Complementary | SP ² | | |

Note 1: If BPRWD is enabled and WP# is LOW, then the block protection register cannot be changed.

Note 2: SP bit is for Solid-protection. Once the SP bit sets as 1, the rest of the protection bits (BPx bits, Invert bits, complementary bits) cannot be changed during the current power cycle.



Figure 6. GET FEATURE (0Fh) Timing





Figure 7. SET FEATURE (1Fh) Timing





8-3. READ Operations

The device supports "Power-on Read" function, after power up, the device will automatically load the data of the 1st page of 1st block from array to cache. The host micro-controller may directly read the 1st page of 1st block data from the cache buffer. The data is also under the internal ECC protection.

8-3-1. PAGE READ (13h)

The page read operation transfers data from array to cache by issuing the page read (13h)command followed by the 24-bit address (including the dummy/block/page address).

The device will have a period of time (tRD) being busy after the CS# goes high. The 0Fh (GET FEATURE) may be used to poll the operation status.

After read operation is completed, the RANDOM DATA READ (03H or 0Bh), Read from cache (x2) (3Bh), and Read from cache (x4) (6Bh) may be issued to fetch the data.

Wrap Read Operation

There are four wrap address bits which define the four wrap length as below table. After the Read from cache command (03h, 0Bh, 3Bh, 6Bh), setting the wrap address bits, and followed by the 12-bit column address to define the starting address. The starting address for wrap read only can be 0 - 2144. The data will be output from the starting address, once it reaches the end of the boundary of wrap length, the data will be wrap around the beginning starting wrap address until CS# goes high.

Table 3. Wrap Address bit Table

| Wrap [1] | Wrap [0] | Wrap Length (byte) |
|----------|----------|--------------------|
| 0 | 0 | 2144 |
| 0 | 1 | 2048 |
| 1 | 0 | 64 |
| 1 | 1 | 16 |

8-3-2. QE bit

P/N: PM3232

The Quad Enable (QE) bit, volatile bit, while it is "0" (factory default), it performs non-Quad and WP#, HOLD# are enabled. While QE is "1", it performs Quad I/O mode and WP#, HOLD# are disabled. In another word, if the system goes into four I/O mode (QE=1), the feature of Hardware Protection Mode(HPM) and HOLD will be disabled. Upon power cycle, the QE bit will go into the factory default setting "0".



Figure 8. PAGE READ (13h) Timing x1






Figure 9. RANDOM DATA READ (03h or 0Bh) Timing






Figure 10. READ FROM CACHE x 2







Figure 11. READ FROM CACHE x 4





8-3-3. Page Read Cache Sequential (31h) / Page Read Cache End (3Fh)

The page read cache sequential operation is for throughput enhancement by using the internal cache buffer. It allows the consecutive pages to be read-out without giving next page address, which reduces the latency time from tRD to tRCBSY between pages or blocks. While the data is read out on one page, the data of next page can be read into the cache buffer.

After writing the 13h command and giving the 24-bit address, the device will have a period of time (tRD) being busy after the CS# goes high. The 0Fh (GET FEATURE) may be used to poll the operation status. After the status of successfully completed, following the cache read sequential (31h) command being sent to NAND device; the NAND device will be at a busy time of tRCBSY for the next page data transferring to cache. And then following the cache read command (03h/0Bh/3Bh/6Bh) may get the prior page data output from cache at the same time.

To confirm the last page to be read-out during the cache read sequential operation, a 3Fh command is needed to replace the 31h command prior to the last data-out.

The PAGE READ CACHE SEQUENTIAL command is also valid for the consecutive page cross block.




Figure 12. Page Read Cache Sequential (31h)



Figure 13. Page Read Cache End (3Fh)







Figure 14. Page Read Cache Flow






8-3-4. READ ID (9Fh)

The READ ID command is shown as the table below.

Table 4. READ ID Table

| Byte | Description | 1/07 | 1/06 | 1/05 | I/O4 | I/O3 | I/O2 | I/O1 | I/O0 | Value |
|--------|----------------------------|------|------|------|------|------|------|------|------|-------|
| Byte 0 | Manufacturer ID (Macronix) | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | C2h |
| Byte 1 | Device ID (Serial NAND) | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 12h |

Figure 15. READ ID (9Fh) Timing





8-4. Serial NAND Parameter Page

The Serial NAND parameter page is accessed by the following command flows:

Issue 1Fh (SET FEATURE) command with Secure OTP enable and ECC disabled (B0h for address & 40h for data) \rightarrow Issue 13h (PAGE READ) with 01h address, issue 0Fh (GET FEATURE) with C0h feature address to poll the status of read completion. \rightarrow Issue 03h (READ FROM CACHE) with address A[11:0]=000h and read data \rightarrow Issue 1Fh (SET FEATURE) with feature address B0h to disable Secure OTP feature (data byte = 10h or 00h) [exit parameter page read].



Table 5-1. Parameter Data Structure (Serial NAND Parameter Page)

| Byte | Description | Value |
|---------|--|--|
| 0–3 | Parameter page signature | 4Fh, 4Eh, 46h, 49h |
| 4–5 | Revision number | 00h, 00h |
| 6–7 | Features supported (N/A) | 00h, 00h |
| 8–9 | Optional commands supported | 06h, 00h |
| 10–31 | Reserved | All 00h |
| 32–43 | Device manufacturer | 4Dh,41h,43h,52h,4Fh,4Eh,49h,58h,20h, 20h,20h,20h |
| 44–63 | Device model | 4Dh, 58h, 33h, 35h, 4Ch, 46h, 31h, 47h, 45h, 34h, 41h, 42h, 20h, 20h, 20h, 20h, 20h, 20h |
| 64 | Manufacturer ID | C2h |
| 65–66 | Date code | 00h, 00h |
| 67–79 | Reserved | All 00h |
| 80–83 | Number of data bytes per page | 00h, 08h, 00h, 00h |
| 84–85 | Number of spare bytes per page | 60h, 00h |
| 86–89 | Number of data bytes per partial page | 00h, 02h, 00h, 00h |
| 90–91 | Number of spare bytes per partial page | 18h, 00h |
| 92–95 | Number of pages per block | 40h, 00h, 00h, 00h |
| 96–99 | Number of blocks per unit | 00h, 04h, 00h, 00h |
| 100 | Number of logical units | 01h |
| 101 | Number of address cycles (N/A) | 00h |
| 102 | Number of bits per cell | 01h |
| 103–104 | Bad blocks maximum per unit | 14h, 00h |
| 105–106 | Block endurance | 01h, 05h |
| 107 | Guaranteed valid blocks at beginning of target | 01h |
| 108–109 | Block endurance for guaranteed valid blocks | 00h, 00h |
| 110 | Number of programs per page | 04h |
| 111 | Partial programming attributes | 00h |
| 112 | Number of ECC bits | 00h |
| 113 | Number of interleaved address bits (N/A) | 00h |
| 114 | Interleaved operation attributes (N/A) | 00h |
| | Reserved | All 00h |
| 128 | I/O pin capacitance | 0Ah |
| 129–130 | Timing mode support (N/A) | 00h, 00h |





| Byte | Description | Value | | |
|---------|---------------------------------|----------------------|----------|--|
| 131–132 | Program cache timing (N/A) | | 00h, 00h | |
| 133–134 | tPROG maximum page program time | 600us | 58h, 02h | |
| 135–136 | BE maximum block erase time | 3500us | ACh, 0Dh | |
| 137–138 | tRD_ECC maximum page read time | 70us | 46h, 00h | |
| 139–140 | tCCS minimum (N/A) | 00h, 00h | | |
| 141–163 | Reserved | | All 00h | |
| 164–165 | Vendor-specific revision number | 00h, 00h | | |
| 166–253 | Vendor specific | | All 00h | |
| 254–255 | Integrity CRC | Set at test (Note 2) | | |
| 256–511 | Value of bytes 0–255 | | | |
| 512–767 | Value of bytes 0–255 | | | |

Notes:

- **1.** h = hexadecimal.
- **2.** The Integrity CRC (Cycling Redundancy Check) field is used to verify that the contents of the parameters page were transferred correctly to the host. Please refer to ONFI 1.0 specifications for details. The CRC shall be calculated using the following 16-bit generator polynomial: G(X) = X16 + X15 + X2 + 1





8-5. CASN Page

P/N: PM3232

The CASN page is accessed by the following command flows:

Issue 1Fh (SET FEATURE) command with Secure OTP enable and ECC disabled (B0h for address & 40h for data) \rightarrow Issue 13h (PAGE READ) with 01h address, issue 0Fh (GET FEATURE) with C0h feature address to poll the status of read completion. \rightarrow Issue 03h (READ FROM CACHE) with address A[11:0]=000h and read data \rightarrow Issue 1Fh (SET FEATURE) with feature address B0h to disable Secure OTP feature (data byte = 10h or 00h) [exit CASN page read].



Table 5-2. CASN Page Data Structure

| Byte | Description | | Value |
|---------|---|--------------------------------------|--|
| 768-771 | CASN Page Signature (4 ASCII Characters) | | 43h, 41h, 53h, 4Eh |
| | Revision Number: | | |
| 772 | bit#7~4: major version, | | 10h |
| | bit#3~0: minor ver | rsion | |
| 773-785 | Device Manufactu | rer(13 ASCII Characters) | 4Dh, 41h, 43h, 52h, 4Fh, 4Eh, 49h, 58h, 20h, 20h, 20h, 20h, 20h |
| 786-801 | Device Model (16 | ASCII Characters) | 4Dh, 58h, 33h, 35h, 4Ch, 46h, 31h, 47h, 45h, 34h, 41h, 42h, 5Ah, 34h, 49h, 47h |
| 802-805 | | bits per cell (1: SLC, 2: MLC) | 00h, 00h, 00h, 01h |
| 806-809 | | page size (2KB) | 00h, 00h, 08h, 00h |
| 810-813 | | oob size (physical) (96B) | 00h, 00h, 00h, 60h |
| 814-817 | | pages per block (64 pages) | 00h, 00h, 00h, 40h |
| 818-821 | NAND Memory | erase block per lun (1024 blocks) | 00h, 00h, 04h, 00h |
| 822-825 | Organization | max bad blocks per lun (20 blocks) | 00h, 00h, 00h, 14h |
| 826-829 | | planes per lun (logic) | 00h, 00h, 00h, 01h |
| 830-833 | | luns per target | 00h, 00h, 00h, 01h |
| 834-837 | | total targets | 00h, 00h, 00h, 01h |
| 838-841 | ECC ECC | strength (decimal) (4-bit ECC) | 00h, 00h, 00h, 04h |
| 842-845 | Requirement ECC | step size (decimal) (ECC unit: 512B) | 00h, 00h, 02h, 00h |
| 846 | Flags: bit7: ECC algorithm (0: hamming, 1:BCH) bit6: ECC parity readable (0: no, 1: yes) bit5: support advanced ECC status (0: no, 1: yes) bit4: Support legacy ECC status (0: no, 1: yes) bit3: support on-die ECC (0: no, 1: yes) bit2: support continuous read (0: no, 1: yes) bit1:has continuous read feature bit (0: no, 1: yes) bit0: has quad mode bit (0: no, 1: yes) | | F9h |
| 847 | Reserved | | 00h |
| 848 | SDR read ability- Continuous read bit7: 1_8_8 continuous read bit6: 1_1_8 continuous read bit5: 1_4_4 continuous read bit4: 1_1_4 continuous read bit3: 1_2_2 continuous read bit2: 1_1_2 continuous read bit1: 1_1_1 fast continuous read bit0: 1_1_1 continuous read | | 00h |





| Byte | | Description | Value |
|------|--|--|-------|
| 849 | SDR read ability- Note: 1_8_8 (0: no, bit6: 1_1_8 (0: no, bit5: 1_4_4 (0: no, bit4: 1_1_4 (0: no, bit3: 1_2_2 (0: no, bit2: 1_1_2 (0: no, bit1: 1_1_1 fast (0: bit0: 1_1_1 (0: no, bit0: 1 | 1: yes) 1: yes) 1: yes) 1: yes) 1: yes) no, 1: yes) | 17h |
| 850 | | cmd (0x3) | 03h |
| 851 | SDR 1_1_1 read | hit7~1: address phytes | 21h |
| 852 | 000 4 4 4 6 4 | cmd (0xb) | 0Bh |
| 853 | SDR 1_1_1 fast read | bit7~4: address nbytes bit3~0: dummy nbytes | 21h |
| 854 | 000 4 4 0 | cmd (0x3b) | 3Bh |
| 855 | SDR 1_1_2 read (x2) | bit7~4: address nbytes bit3~0: dummy nbytes | 21h |
| 856 | CDD 1 2 2 road | cmd (0xbb) | 00h |
| 857 | SDR 1_2_2 read (dual) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 858 | CDD 1 1 1 read | cmd (0x6b) | 6Bh |
| 859 | SDR 1_1_4 read (x4) | bit7~4: address nbytes (buswidth=1) bit3~0: dummy nbytes | 21h |
| 860 | CDD 4 4 4 7 d | cmd (0xeb) | 00h |
| 861 | SDR 1_4_4 read (Quad) | bit7~4: address nbytes (buswidth=4) bit3~0: dummy nbytes | 00h |
| 862 | CDD 1 1 9 road | cmd | 00h |
| 863 | SDR 1_1_8 read (x8) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 864 | CDD 1 0 0 road | cmd | 00h |
| 865 | SDR 1_8_8 read (Octal) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 866 | 000 4 4 4 4 | cmd (0x3) | 00h |
| 867 | SDR 1_1_1 read (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 868 | CDD 4 4 4 5 3 4 | cmd (0xb) | 00h |
| 869 | SDR 1_1_1 fast read (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 870 | CDD 4 4 0 === 1 | cmd (0x3b) | 00h |
| 871 | SDR 1_1_2 read (x2) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |





| Byte | | Description | Value |
|------|--|---|-------|
| 872 | cmd (0xbb) | | 00h |
| 873 | SDR 1_2_2 read (dual) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 874 | SDR 1 1 4 road | cmd (0x6b) | 00h |
| 875 | SDR 1_1_4 read (x4) (continuous) | bit7~4: address nbytes (buswidth=1) bit3~0: dummy nbytes | 00h |
| 876 | SDR 1_4_4 | cmd (0xeb) | 00h |
| 877 | read (Quad) (continuous) | bit7~4: address nbytes (buswidth=4) bit3~0: dummy nbytes | 00h |
| 878 | SDR 1_1_8 read | cmd | 00h |
| 879 | (x8) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 880 | SDR 1_8_8 | cmd | 00h |
| 881 | read (Octal) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 882 | bit7: 1_8_8 continuous read bit6: 1_1_8 continuous read bit5: 1_4_4 continuous read bit4: 1_1_4 continuous read bit3: 1_2_2 continuous read bit2: 1_1_2 continuous read bit1: 1_1_1 fast continuous read bit0: 1_1_1 continuous read | | 00h |
| 883 | bit7: 1_8_8 bit6: 1_1_8 bit5: 1_4_4 bit4: 1_1_4 bit3: 1_2_2 bit2: 1_1_2 bit1: 1_1_1 fast bit0: 1_1_1 | | 00h |
| 884 | | cmd | 00h |
| 885 | DDR 1_1_1 read | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 886 | DDD 1 1 1 feet | cmd | 00h |
| 887 | DDR 1_1_1 fast read | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 888 | DDP 1 1 2 road | cmd | 00h |
| 889 | DDR 1_1_2 read (x2) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |





| Byte | | Description | Value |
|------|--|---|-------|
| 890 | DDD 1 2 2 road | cmd | 00h |
| 891 | DDR 1_2_2 read (dual) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 892 | DDD 4 4 4 read | cmd | 00h |
| 893 | DDR 1_1_4 read (x4) | bit7~4: address nbytes (buswidth=1) bit3~0: dummy nbytes | 00h |
| 894 | DDD 4 4 4 read | cmd | 00h |
| 895 | DDR 1_4_4 read (quad) | bit7~4: address nbytes (buswidth=4) bit3~0: dummy nbytes | 00h |
| 896 | DDD 1 1 0 road | cmd | 00h |
| 897 | DDR 1_1_8 read (x8) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 898 | DDR 1_8_8 read | cmd | 00h |
| 899 | (octal) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 900 | DDD 4 4 4 magd | cmd | 00h |
| 901 | DDR 1_1_1 read (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 902 | DDD 4 4 4 feet | cmd | 00h |
| 903 | DDR 1_1_1 fast read (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 904 | DDD 4 4 2 mand | cmd | 00h |
| 905 | DDR 1_1_2 read (x2) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 906 | 555400 | cmd | 00h |
| 907 | DDR 1_2_2 read (dual) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 908 | DDD 1 1 4 road | cmd | 00h |
| 909 | DDR 1_1_4 read (x4) (continuous) | bit7~4: address nbytes (buswidth=1) bit3~0: dummy nbytes | 00h |
| 910 | DDR 1_4_4 | cmd | 00h |
| 911 | read (quad) (continuous) | bit7~4: address nbytes (buswidth=4) bit3~0: dummy nbytes | 00h |
| 912 | DDD 4 4 0 I | cmd | 00h |
| 913 | DDR 1_1_8 read (x8) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 914 | DDD 4 0 0 1 | cmd | 00h |
| 915 | DDR 1_8_8 read (octal) (continuous) | bit7~4: address nbytes bit3~0: dummy nbytes | 00h |
| 916 | SDR write ability (Progam load) bit7~2: reserved | | 03h |
| | bit1: 1_1_4 write (0 bit0: 1_1_1 write (0 | | |





| Byte | | Description | Value |
|---------|--|--|---------|
| 917 | | cmd (0x2) | 02h |
| 918 | SDR 1_1_1 write | bit7~4: address nbytes bit3~0: dummy nbytes | 20h |
| 919 | CDD 1 1 1 1 verito | cmd | 32h |
| 920 | SDR 1_1_4 write (x4) | bit7~4: address nbytes bit3~0: dummy nbytes | 20h |
| 921-932 | Reserved | | All 00h |
| 933 | DDR write ability (rebit7~0: reserved | eserved) | 00h |
| 934-949 | Reserved | | All 00h |
| 950 | SDR update ability (Program Load Random Data) bit7~2: reserved bit1: 1_1_4 update (0: no, 1: yes) bit0: 1_1_1 update (0: no, 1: yes) | | 03h |
| 951 | | cmd | 84h |
| 952 | SDR 1_1_1 update | bit7~4: address nbytes bit3~0: dummy nbytes | 20h |
| 953 | | cmd | 34h |
| 954 | SDR 1_1_4 update | bit7~4: address nbytes bit3~0: dummy nbytes | 20h |
| 955-966 | Reserved | | All 00h |
| 967 | DDR update ability (Reserved) bit7~0: reserved | | 00h |
| 968-983 | Reserved | | All 00h |
| 984 | OOB overall layout | 0: Discrete 1: Continuous | 01h |
| 985 | | OOB free start (including BB mark) | 00h |
| 986 | OOB layout | OOB free length (15B) | 0Fh |
| 987 | | BBM (bad block mark) length(2B) | 02h |
| 988 | ECC parity layout | ECC parity start (relative to spare start) (the 64 th byte) | 40h |
| 989 | LOO parity layout | ECC parity space (8B) | 08h |
| 990 | | ECC parity (real) length (8B) | 08h |





| Byte | | Description | Value | | |
|---------------|--|--|-----------------------|--|--|
| 991 | cmd value | | 00h | | |
| 992 | 1 | addr val | 00h | | |
| 993 | | addr nbytes | 00h | | |
| 994 | | addr buswidth | 00h | | |
| 995 | 1 | dummy nbytes | 00h | | |
| 996 | Advanced ECC | dummy buswidth | 00h | | |
| 997 | status CMD0 | status bytes (max=2) | 00h | | |
| 998 | (higher bit) | status register mask0 | 00h | | |
| 999 | (iligitor bit) | status register mask1 | 00h | | |
| 1000 | | Pre-process operator: 0: none 1: & 2: + | 00h | | |
| 1001 | | Pre-process mask | 00h | | |
| 1002 | | cmd value | 7Ch | | |
| 1003 | | addr val | 00h | | |
| 1004 | | addr nbytes | 00h | | |
| 1005 | | addr buswidth | 00h | | |
| 1006 | | dummy nbytes | 01h | | |
| 1007 |] | dummy buswidth | 01h | | |
| 1008 | Advanced ECC status CMD1 | status bytes (max=2) | 01h | | |
| 1009 | (lower bit) | status register mask0 (ECCSR[3:0] for ECC status) | 0Fh | | |
| 1010 | | status register mask1 | 00h | | |
| 1011 | | pre-process operator: 0: none 1: & 2: + | 00h | | |
| 1012 |] | pre-process mask | 00h | | |
| 1013 | ECC no error status | 5 | 00h | | |
| 1014 | ECC uncorretable s | status (ECCSR[3:0]=1111b) | 0Fh | | |
| 1015 | If correctable bitflips happen (return ECC max if number exceeds ECC max | post process operator: 0: none 1: & 2: + 3: - | 00h | | |
| 1016 | capability) | post process mask | 00h | | |
| 1017- 1021 | Reserved | | 00h, 00h, 00h, 00h | | |
| 1022- 1023 | CRC | | Set at Test (Note 2) | | |
| 1024- 1279 | Value of bytes 768-1023 | | Same as 768-1023 Byte | | |
| 1280- 1535 | Value of bytes 768-1023 | | Same as 768-1023 Byte | | |





Notes:

P/N: PM3232

- **1.** h = hexadecimal.
- **2.** The integrity CRC (Cycling Redundancy Check) field is used to verify that the contents of CASN page were transferred correctly to the host. CASN CRC utilizes the same CRC16 mechanism as ONFI 1.0 specification, but the initial CRC value in the shift register will be changed from "ON" to "CA". Also, the CRC field in CASN page is in Big-Endian format. The CRC shall be calculated using the following 16-bit generator polynomial: G(X) = X16+X15+X2+1



8-6. UniqueID Page

The UniqueID page is accessed by the following command flows:

Issue 1Fh (SET FEATURE) command with Secure OTP enable and ECC disabled (B0h for address & 40h for data) \rightarrow Issue 13h (PAGE READ) with 00h address, issue 0Fh (GET FEATURE) with C0h feature address to poll the status of read completion \rightarrow Issue 03h (READ FROM CACHE) with address A[11:0]=000h and read data \rightarrow Issue 1Fh (SET FEATURE) with feature address B0h to disable Secure OTP function (data byte =10h or 00h) [exit unique ID read]

UniqueID data: 16x32byte of UniqueID data. On each 32byte, the first 16byte and following 16byte should be XOR to be FFh.

8-7. Internal ECC Status Read

Besides the Get Feature(with feature address of C0h) may collect the internal ECC status; the 7Ch command may read out more status of internal ECC, such as 1-bit error, 2-bit error, 3-bit error, or 4-bit error by ECCSR[3:0] which Get Feature (with C0h address) cannot distinguish it. Please refer to the "Table 6-1. The ECCSR (Internal ECC Status Register) Bits" & "Table 6-2. The Definition of Internal ECC Status" about the ECCSR definition. The ECC Status Register reports the highest bit error correction among the four segments of a page. For example, if Segment 1 had a 1-bit error corrected, Segment 2 had no bit error, Segment 3 had a 2-bit error corrected, and Segment 4 had no bit error, then the ECC register would report that a 2-bit error was corrected. The register is updated after the completion of the Page Read Command (13h)

The Reset Command (FFh) will clear the register to 00h.

Table 6-1. The ECCSR (Internal ECC Status Register) Bits

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| Reserved | Reserved | Reserved | Reserved | ECCSR[3] | ECCSR[2] | ECCSR[1] | ECCSR[0] |




Table 6-2. The Definition of Internal ECC Status

| ECCSR[3:0] | ECC Status | |
|------------|-----------------------|--|
| 0000 | No bit error | |
| 0001 | 1-bit error corrected | |
| 0010 | 2-bit error corrected | |
| 0011 | 3-bit error corrected | |
| 0100 | 4-bit error corrected | |
| 1111 | Uncorrectable | |

Each Page has four 536-Byte ECC segments and each 536-Byte segment consists of 512 Bytes from the Data Area and its associated 16 Bytes from the Spare Area, and the extra 8-byte for internal ECC parity code.


Figure 16. The Page Structure and Internal ECC Segments



Operation sequence: Command (7Ch)→Dummy Byte (xxh) →Read ECC Status Register



Figure 17. The Sequence of Internal ECC Status Read





8-8. Program Operations

8-8-1. PAGE PROGRAM

With following operation sequences, the PAGE PROGRAM operation programs the page from byte 1 to byte 2144. When internal ECC is enabled, the last 32 bytes of each page are used by the internal ECC code. When internal ECC is turned off, the last 32 bytes of each page can be user data.

WRITE ENABLE (06h) \rightarrow PROGRAM LOAD (02h) \rightarrow PROGRAM LOAD RANDOM DATA (84h) if needed \rightarrow PROGRAM EXECUTE (10h) \rightarrow GET FEATUR from command to read status (0Fh).

WEL bit is set with the WRITE ENABLE (06h) issued. The program operation will be ignored if 06h command not issued. In a single page, four partial page programs are allowed. Exceeded bytes (Byte address is larger than 2144) for "PROGRAM LOAD" or "PROGRAM LOAD RANDOM DATA", the exceeding bytes will be ignored. When CS goes high, the "PROGRAM LOAD" or "PROGRAM LOAD RANDOM DATA" operation" terminates. Please note the figure below for PROGRAM LOAD.

After PROGRAM LOAD is done, the programming of data should be as following steps: issue 10h (PROGRAM EXECUTE) with 1byte command code, 24 bits address \rightarrow code programming to memory and busy for tPROG \rightarrow Program complete.

During programming, status to be polled by the status register.

Operation shows in the Figure below.

Figure 18. PROGRAM LOAD (02h) Timing







Figure 19. PROGRAM LOAD RANDOM DATA (84h) Timing





8-8-2. QUAD IO PAGE PROGRAM

QUAD IO PAGE PROGRAM conducts the 2Kbyte program with 4 I/O mode. The steps are: WRITE ENABLE (06h) \rightarrow PROGRAM LOAD X4 (32h) \rightarrow PROGRAM LOAD RANDOM DATA (34h) if needed \rightarrow PROGRAM EXECUTE (10h) \rightarrow Poll status by issuing GET FEATURE (0Fh).

Figure 20. PROGRAM LOAD X4 (32h) Timing






Figure 21. QUAD IO PROGRAM RANDOM INPUT (34h) Timing







Figure 22. PROGRAM EXECUTE (10h) Timing





9. BLOCK OPERATIONS

9-1. Block Erase (D8h)

The Block Erase (D8h) instruction is for erasing the data of the chosen block to be "1". The instruction is used for a block of 128K-byte erase operation. A Write Enable (WREN) instruction be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (D8h). Any address of the block is a valid address for Block Erase (D8h) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed. Finally, a Get Feature(0Fh) instruction to check the status is necessary.

The sequence of issuing Block Erase instruction is: CS# goes low→ sending Block Erase instruction code→ 24-bit address on SI→CS# goes high.

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Get Feature (0Fh) instruction with Address (C0h) may check the status of the operation during the Block Erase cycle is in progress (please refer to the Get Feature waveform and table of Feature Setting). The OIP bit is "1" during the tBE timing, and is cleared to "0" when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared.




Figure 23. Block Erase (BE) Sequence

Note: The 24-bit Address includes: 16-bit row address and 8-bit dummy.



10. Feature Register

Feature register defines various register's definitions (Block Protection, Secure OTP, Status register). The definition of each register is defined in **"Table 7. Definition of Protection Bits"**:

10-1. Block Protection Feature

The Block Protection feature includes three block protection bits (BPx), Block Protection Register Write Disable (BPRWD). For 1Gb, there are three more feature bits, including Inverse bit (INVERT), complement bit (CMPLEMENTARY) and Solid Protection Bit (SP).

Soft Protection Mode (SPM)

The SPM uses the BPx bits, INVERT, and COMPLEMENTARY bits to allow part of memory to be protected as read only. The protected area definition is shown as **"Table 7. Definition of Protection Bits"**, the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits. These are volatile bits and can be modified by set feature command.

After power-up, the chip is in protection state, that is, the feature bits BPx is 1, all other bits (BPRWD, INVERT, COMPLEMENTARY and SP) are 0. The Set feature instruction (1Fh) with feature address (A0h) may change the value of the block protection bits and un-protect whole chip or a certain area for further program/erase operation. For example, after the power-on, the whole chip is protected from program/erase operation, the top 1/64 area may be un-protected by using the Set feature instruction (1Fh) with the feature address (A0h) to change the values of BP2 and BP1 from "1" to "0" as "Table 7. Definition of Protection Bits" of "Block protection register bits".

Hardware Protection Mode (HPM) & Solid Protection Mode (SDPM)

Under the Hardware Protection mode and Solid Protection Mode, the (BPx, INVERT, COMPLEMENTART) bits can not be changed.

Hardware Protection Mode: The device enters HPM if BPRWD bits is set to 1 and WP#/SIO2 is driven to 0.

Note 1: The HPM also requires SP bit to be 0 state.

Note 2: The Quad mode is not supported in HPM.

Solid Protection Mode: If SP bit is set to 1, the device enters SDPM. After that, the selected block is solid protected and can not be un-protected until next power cycle.



Table 7. Definition of Protection Bits

| BP2 | BP1 | BP0 | Invert | Complementary | Protection Area |
|-----|-----|-----|--------|---------------|----------------------|
| 0 | 0 | 0 | х | Х | all unlocked |
| 0 | 0 | 1 | 0 | 0 | upper 1/64 locked |
| 0 | 1 | 0 | 0 | 0 | upper 1/32 locked |
| 0 | 1 | 1 | 0 | 0 | upper 1/16 locked |
| 1 | 0 | 0 | 0 | 0 | upper 1/8 locked |
| 1 | 0 | 1 | 0 | 0 | upper 1/4 locked |
| 1 | 1 | 0 | 0 | 0 | upper 1/2 locked |
| 1 | 1 | 1 | х | Х | all locked (default) |
| 0 | 0 | 1 | 1 | 0 | lower 1/64 locked |
| 0 | 1 | 0 | 1 | 0 | lower 1/32 locked |
| 0 | 1 | 1 | 1 | 0 | lower 1/16 locked |
| 1 | 0 | 0 | 1 | 0 | lower 1/8 locked |
| 1 | 0 | 1 | 1 | 0 | lower 1/4 locked |
| 1 | 1 | 0 | 1 | 0 | lower 1/2 locked |
| 0 | 0 | 1 | 0 | 1 | lower 63/64 locked |
| 0 | 1 | 0 | 0 | 1 | lower 31/32 locked |
| 0 | 1 | 1 | 0 | 1 | lower 15/16 locked |
| 1 | 0 | 0 | 0 | 1 | lower 7/8 locked |
| 1 | 0 | 1 | 0 | 1 | lower 3/4 locked |
| 1 | 1 | 0 | 0 | 1 | block 0 |
| 0 | 0 | 1 | 1 | 1 | upper 63/64 locked |
| 0 | 1 | 0 | 1 | 1 | upper 31/32 locked |
| 0 | 1 | 1 | 1 | 1 | upper 15/16 locked |
| 1 | 0 | 0 | 1 | 1 | upper 7/8 locked |
| 1 | 0 | 1 | 1 | 1 | upper 3/4 locked |
| 1 | 1 | 0 | 1 | 1 | block0 |

Note: Block #0 is at lower portion.



10-2. Secure OTP (One-Time-Programmable) Feature

There is an Secure OTP area which has 30 full pages (30 x 2144-byte) from page 02h to page 1Fh guarantee to be good for system device serial number storage or other fixed code storage. The Secure OTP area is a non-erasable and one-time-programmable area, which is default to "1" and allows partial page program to be "0", once the Secure OTP protection mode is set, the Secure OTP area becomes read-only and cannot be programmed again.

The Secure OTP operation is operated by the Set Feature instruction with feature address (B0h) to access the Secure OTP operation mode and Secure OTP protection mode.

To check the NAND device is ready or busy in the Secure OTP operation mode, the status register bit 0 (OIP bit) may report the status by Get Feature command operation.

To exit the Secure OTP operation or protect mode, it can be done by writing "0" to both Bit7 (Secure OTP protect bit) and bit6 (Secure OTP enable bit) for returning to the normal operation.

Secure OTP Read

- 1. Issuing the Set Feature instruction (1Fh)
- 2. Sending the Feature address (B0h) and set the "Secure OTP Enabled Bit" as "1".
- 3. Issuing normal Page Read command (13h)

Secure OTP Program (if the "Secure OTP Protection Bit" is "0") for

- 1. Issuing the Set Feature instruction (1Fh)
- 2. Sending the Feature address (B0h) and set the "Secure OTP Enabled Bit" as "1".
- 3. Issuing Page Program command (02h)
- 4. Issuing program execute command (10h)

Secure OTP Protection

- 1. Issuing the Set Feature instruction (1Fh)
- 2. Sending the Feature address (B0h) and set both the "Secure OTP Protection Bit" and "Secure OTP Enabled Bit" as "1".
- 3. Issuing program execute command (10h)

Table 8. Secure OTP States

| Secure OTP Protection Bit ^{Note1} | Secure OTP Enabled Bit | State |
|--|---------------------------|---|
| 0 | 0 | Normal operation |
| 0 | 1 | Access the Secure OTP for reading or programming |
| 1 | 0 | Not applicable |
| 1 | 1 | Secure OTP Protection by using the Program Execution command (10h) ^{Note2} |

- **Note 1.** "Secure OTP protection bit" is non-volatile.
- **Note 2.** Once the "Secure OTP Protection Bit" and "Secure OTP Enabled Bit" are set as "1", the secure OTP becomes read only.



P/N: PM3232

10-3. Status Register

The MX35LF1GE4ABZ4IG provides a status register that outputs the device status by writing a Get Feature command (0Fh) with the feature address (C0h), and then the IO pins output the status.

The Get Feature (0Fh) command with the feature address(C0h) will keep the device at the status read mode unless next valid command is issued. The resulting information is outlined in the table below.

Table 9. Status Register Bit Descriptions

| SR Bit | Bit Name | Description | | | | |
|---------------------|-----------------------|---|--|--|--|--|
| SR[0] (OIP) | Operation in progress | The bit value indicates whether the device is busy in operations of read/ program execute/ erase/ reset command. 1: Busy, 0: Ready | | | | |
| SR[1] (WEL) | Write enable latch | The bit value indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, and then the device can accept program/ erase/write status register instruction. 1: write enable, 0: not write enable The bit value will be cleared (as "0") by issuing Write Disable command(04h) or after the program/erase operation completion. | | | | |
| SR[2] (ERS_Fail) | Erase fail | The bit value shows the status of erase failure or if host erase any invalid address or protected area (including protected blocks or protected Secure OTP area). 0: Passed, 1: Failed The bit value will be cleared (as "0") by RESET command or at the beginning of the block erase command operation. | | | | |
| SR[3] (PGM_Fail) | Program fail | The bit value shows the status of program failure or if host program any invalid address or protected area (including protected blocks or protected Secure OTP area). 0: Passed, 1: Failed The bit value will be cleared (as "0") by RESET command or during the program execute command operation. | | | | |
| | | The bit shows the status of ECC as below: | | | | |
| | | 00b = 0 bit error | | | | |
| | | 01b = 1 to 4 bits error corrected. | | | | |
| SR[5:4] | | 10b = More than 4-bit error not corrected. | | | | |
| (ECC_S1, | FCC Status | 11b = Reserved | | | | |
| ECC_S0) | ECC Status | The value of ECC_Sx (S1:S0) bits will be clear as "00b" by Reset command or at the start of the Read operation. After a valid Read operation completion, the bit will be updated to reflect the ECC status of the current valid Read operation. The ECC_Sx (S1:S0) value reflects the ECC status of the content of the page 0 of block 0 after a power-on reset. | | | | |
| | | If the internal ECC is disabled by the Set feature command, the ECC_Sx(S1:S0) are invalid. | | | | |
| SR[6] | Cache | The bit value indicates whether the internal cache is busy in Page Read Cache Sequential command. | | | | |
| (CRBSY) | Status Bit | 1: Busy- internal cache is busy on data transfer | | | | |
| | | 0: Ready- device is ready for cache data out | | | | |
| SR[7] | Reserved | | | | | |




11. SOFTWARE ALGORITHM

11-1. Invalid Blocks (Bad Blocks)

The bad blocks are included in the device while it gets shipped. During the time of using the device, the additional bad blocks might be increasing; therefore, it is necessary to check the bad block marks and avoid using the bad blocks. Furthermore, please read out the bad block information before any erase operation since the bad block marks may be cleared by any erase operation.

Figure 24. Bad Blocks



While the device is shipped, the value of all data bytes of the good blocks are FFh. The 1st byte of the 1st and 2nd page in the spare area for bad block will be 00h. The erase operation at the bad blocks is not recommended.

After the device is installed in the system, the bad block checking is recommended. **"Figure 25. Bad Block Test Flow"** shows the brief test flow by the system software managing the bad blocks while the bad blocks were found. When a block gets damaged, it should not be used any more.

Due to the blocks are isolated from bit-line by the selected gate, the performance of good blocks will not be impacted by bad ones.

Table 10. Valid Blocks

| | Min. | Тур. | Max. | Unit | Remark |
|--------------|------|------|------|-------|---|
| Valid (Good) | 1004 | | 1024 | Block | Block 0 is guaranteed to be good (with ECC). |
| Block Number | 1004 | | 1024 | BIOOK | Block of is guaranteed to be good (with 200). |



11-2. Bad Block Test Flow

Although the initial bad blocks are marked by the flash vendor, they could be inadvertently erased and destroyed by a user that does not pay attention to them. To prevent this from occurring, it is necessary to always know where any bad blocks are located. Continually checking for bad block markers during normal use would be very time consuming, so it is highly recommended to initially locate all bad blocks and build a bad block table and reference it during normal NAND flash use. This will prevent having the initial bad block markers erased by an unexpected program or erase operation. Failure to keep track of bad blocks can be fatal for the application. For example, if boot code is programmed into a bad block, a boot up failure may occur. "Figure 25. Bad Block Test Flow" shows the recommended flow for creating a bad block table.

Start

Block No. = 0

Read 00h (No. = Block No. = Block No. + 1)

Block No. = 1023

Yes

End

Figure 25. Bad Block Test Flow

Note: Read 00h check is at the 1st byte of the 1st and 2nd pages of the block spare area.

11-3. Failure Phenomena for Read/Program/Erase Operations

The device may fail during a Read, Program or Erase operation. The following possible failure modes should be considered when implementing a highly reliable system:

Table 11. Failure Modes

P/N: PM3232

| Failure Mode | Detection and Countermeasure | Sequence |
|---------------------|------------------------------|-------------------|
| Erase Failure | Status Read after Erase | Block Replacement |
| Programming Failure | Status Read after Program | Block Replacement |
| Read Failure (Note) | Read Failure | ECC |

Note: If the internal ECC is enabled, the internal ECC will handle the Read failure.



11-3-1. Internal ECC Enabled/Disabled

The internal ECC logic may detect 5-bit error and correct 4-bit error. The default state of the internal ECC is enabled. To enable/disable the internal ECC, it is operated by the Set Feature operation to enable internal ECC or disable the internal ECC, and then check the internal ECC state by Get Feature operation.

The internal ECC is enabled by using Set Feature command (1Fh) and followed by feature address (B0h) and then set Bit4 (ECC enabled) as "1". To disable the internal ECC can be done by using the Set Feature command (1Fh) and followed by the feature address (B0h) and then set Bit4 (ECC enabled) as "0".

When the internal ECC is enabled, after the data transfer time (tRD_ECC) is completed, a Status Read operation is required to check any uncorrectable read error happened. Please refer to "Table 9. Status Register Bit Descriptions".

The constraint of the internal ECC enabled operation:

- The ECC protection coverage: please refer to "Table 12. The Distribution of ECC Segment and Spare Area". Only the grey areas are under internal ECC protection when the internal ECC is enabled.
- The number of partial-page program is not 4 in an ECC segment, the user need to program the main area (512B)+Metadata1(12B) at one program time, so the ECC parity code can be calculated properly and stored in the additional 8-byte spare area.

Table 12. The Distribution of ECC Segment and Spare Area

| Main Main Mair | | Main | Main Main | | Spare (0) | | Spare (1) | | Spare (2) | | Spare (3) | | ECC | ECC | ECC | |
|--------------------|-------------|-------------------|-----------|--------|-----------|-------|-----------|-------|-----------|-------|----------------------|----------------------|----------------------|----------------------|------|------|
| Area | Area (0) | ea Area Area Area | M2 | M1 | M2 | M1 | M2 | M1 | M2 | M1 | code & CRC (0) | code & CRC (1) | code & CRC (2) | code & CRC (3) | | |
| Address (Start) | 000h | 200h | 400h | 600h | 800h | 804h | 810h | 814h | 820h | 824h | 830h | 834h | 840h | 848h | 850h | 858h |
| Address (End) | 1FFh | 3FFh | 5FFh | 7FFh | 803h | 80Fh | 813h | 81Fh | 823h | 82Fh | 833h | 83Fh | 847h | 84Fh | 857h | 85Fh |
| Size | 512(B) | 512(B) | 512(B) | 512(B) | 4(B) | 12(B) | 4(B) | 12(B) | 4(B) | 12(B) | 4(B) | 12(B) | 8(B) | 8(B) | 8(B) | 8(B) |

Notes:

M2: Metadata 2 (for bad block mark and metadata)

M1: Metadata 1

Grey area: Under ECC protection



12. DEVICE POWER-UP


12-1. Power-up

P/N: PM3232

After the Chip reaches the power on level, the internal power on reset sequence will be triggered. During the internal power on reset period, no any external command is accepted. The device can be fully accessible when VCC reaches the power-on level and wait 1ms.

During the power on and power off sequence, it is necessary to keep the WP# = Low for internal data protection.

Figure 26. Power On Sequence





13. PARAMETERS

13-1. ABSOLUTE MAXIMUM RATINGS

| Temperature under Bias | -50°C to +125°C |
|--|-----------------|
| Storage temperature | -65°C to +150°C |
| All input voltages with respect to ground (Note 2) | -0.6V to 4.6V |
| VCC supply voltage with respect to ground (Note 2) | -0.6V to 4.6V |
| ESD protection | >2000V |

Notes:

- 1. The reliability of device may be impaired by exposing to extreme maximum rating conditions for long range of time.
- 2. Permanent damage may be caused by the stresses higher than the "Absolute Maximum Ratings" listed.
- 3. During voltage transitions, all pins may overshoot Vss to -2.0V and Vcc to +2.0V for periods up to 20ns, please refer to "Figure 27. Maximum Negative Overshoot Waveform" and "Figure 28. Maximum Positive Overshoot Waveform".

Figure 27. Maximum Negative Overshoot Waveform

Figure 28. Maximum Positive Overshoot Waveform

Vcc + 2.0V

Vcc + 2.0V




Table 13. AC Testing Conditions

| Testing Conditions | Value | Unit |
|--|-------------|------|
| Input pulse level | 0 to VCC | V |
| Output load capacitance | 1TTL+CL(30) | pF |
| Input rising & falling time | 5 | ns |
| Input timing measurement reference levels | VCC/2 | V |
| Output timing measurement reference levels | VCC/2 | V |

Table 14. Capacitance

TA = +25°C, F = 1 MHz

| Symbol | Parameter | Min. | Тур. | Max. | Units | Conditions |
|--------|--------------------|------|------|------|-------|------------|
| CIN | Input capacitance | | | 6 | pF | VIN = 0V |
| COUT | Output capacitance | | | 8 | pF | VOUT = 0V |

Table 15. Operating Range

| Temperature | VCC | Tolerance |
|-----------------|-------|------------|
| -40°C to + 85°C | +3.3V | 2.7 - 3.6V |



Table 16. DC Characteristics

| Symbol | Parameter | Min. | Typical | Max. | Unit | Test Conditions |
|--------|--------------------------------------|---------|---------|-----------|------|-------------------------|
| ILI | Input leakage current | | | +/- 10 | uA | VIN= 0 to VCC Max. |
| ILO | Output leakage current | | | +/- 10 | uA | VOUT= 0 to VCC Max. |
| ISB | VCC standby current (CMOS) | | 15 | 50 | uA | VIN=VCC or GND, CS#=VCC |
| ICC1 | VCC active current (Sequential Read) | | 15 | 30 | mA | f=104MHz |
| ICC2 | VCC active current (Program) | | 15 | 30 | mA | |
| ICC3 | VCC active current (Erase) | | 15 | 30 | mA | |
| VIL | Input low level | -0.3 | | 0.2VCC | V | |
| VIH | Input high level | 0.8VCC | | VCC + 0.3 | V | |
| VOL | Outout low voltage | | | 0.2 | V | IOL= -1mA |
| VOH | Outout high voltage | VCC-0.2 | | | V | IOH= -20uA |

Table 17. General Timing Characteristics

| Symbol | Parameter | Min. | Max. | Unit |
|--------|--|------|------|------|
| fC | Clock Frequency | - | 104 | MHz |
| tCHHH | HOLD# high hold time relative to SCLK | 5 | - | ns |
| tCHHL | HOLD# low hold time relative to SCLK | 5 | - | ns |
| tCS | Command diselect time | 100 | - | ns |
| tCHSH | Chip select# hold time | 4 | - | ns |
| tSLCH | Chip select# setup time | 4 | - | ns |
| tSHCH | Chip select# non-active setup time | 4 | | ns |
| tCHSL | Chip select# non-active hold time | 4 | | ns |
| tDIS | Output disable time | - | 20 | ns |
| tHC | Hold# non-active setup time relative to SCLK | 5 | - | ns |
| tHD | Hold# setup time relative to SCLK | 5 | - | ns |
| tHDDAT | Data input hold time | 3.5 | - | ns |
| tHO | Output hold time | 1 | - | ns |
| tHZ | Hold to output High-Z | - | 15 | ns |
| tLZ | Hold to output low-Z | - | 15 | ns |
| tSUDAT | Data input setup time | 3.5 | - | ns |
| tV | Clock LOW to output Valid | - | 8 | ns |
| tWH | Clock HIGH time | 4 | - | ns |
| tWL | Clock LOW time | 4 | - | ns |
| tWPH | WP# hold time | 100 | - | ns |
| tWPS | WP# setup time | 20 | - | ns |

Table 18. PROGRAM/READ/ERASE Characteristics

P/N: PM3232

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|---------------------|---|------|------|----------|-------|
| tRD | Data transfer time from NAND Flash array to data register. | | - | 25 | us |
| tRCBSY (For 1Gb) | Dummy busy time for data read sequential | | 3.5 | 25 | us |
| tRD_ECC | Data transfer time from NAND Flash array to data register with internal ECC enabled | | 45 | 70 | us |
| tRST | Device reset time (Read/ Program/ Erase) | | | 5/10/500 | us |
| tPROG | Page programming time | | 300 | 600 | us |
| tPROG_ECC | Page programming time under internal ECC enabled | | 320 | 600 | us |
| tERS | Block Erase Time | | 1 | 3.5 | ms |
| NOP ^{Note} | Number of partial-page programming operation supported | | - | 4 | cycle |

Note: When internal ECC is enabled, the partial program cycle is limited to be one for each ECC unit, and do not exceed the four partial program cycles per page.



Figure 29. WP# Setup Timing and Hold Timing during SET FEATURE when BPRWD=1




Figure 30. Serial Input Timing




Figure 31. Serial Output Timing







Figure 32. Hold Timing




Note: SI is "don't care" during HOLD operation.



14. PACKAGE INFORMATION

14-1. 8-WSON (8x6mm), E.P. 3.4x4.3mm, Recommended for new design

Doc. Title: Package Outline for WSON 8L (8x6x0.8MM, LEAD PITCH 1.27MM, E.P. 3.4x4.3MM)



Note:

This package has an exposed metal pad underneath the package. It is recommended to leave the metal pad floating or to connect it to the same ground as the GND pin of the package. Do not connect the metal pad to any other voltage or signal line on the PCB. Avoid placing vias or traces underneath the metal pad. Connection of this metal pad to any other voltage or signal line can result in shorts and/or electrical malfunction of the device.

Dimensions (inch dimensions are derived from the original mm dimensions)

| SY | MBOL | Α | A1 | A2 | b | D | D1 | E | E1 | L | е | у |
|------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|-------|
| mm | Min. | 0.70 | _ | | 0.35 | 7.90 | 3.30 | 5.90 | 4.20 | 0.40 | | 0.00 |
| | Nom. | | | 0.20 | 0.40 | 8.00 | 3.40 | 6.00 | 4.30 | 0.50 | 1.27 | |
| | Max. | 0.80 | 0.05 | _ | 0.48 | 8.10 | 3.50 | 6.10 | 4.40 | 0.60 | - | 0.05 |
| Inch | Min. | 0.028 | | | 0.014 | 0.311 | 0.130 | 0.232 | 0.165 | 0.016 | | 0.00 |
| | Nom. | | - | 0.008 | 0.016 | 0.315 | 0.134 | 0.236 | 0.169 | 0.020 | 0.05 | |
| | Max. | 0.032 | 0.002 | | 0.019 | 0.319 | 0.138 | 0.240 | 0.173 | 0.024 | _ | 0.002 |





15. REVISION HISTORY

Revision Descriptions Page

December 21, 2023

0.00 Initial Release. ALL

February 22, 2024

1.0 1. Removed "Advanced Information" datasheet title. ALL

2. Reserved bytes of Serial NAND Parameter Page for format modification. P25-26





Except for customized products which have been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd. 2023-2024. All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, Nbit, Macronix NBit, HybridFlash, HybridXFlash, XtraROM, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, OctaBus, OctaFlash, ArmorFlash, LybraFlash, FortiX. The names and brands of third party referred thereto (if any) are for identification purposes only.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com

MACRONIX INTERNATIONAL CO., LTD.

http://www.macronix.com

MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.