



Spartan UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics

DS930 (v1.1) June 13, 2025

Preliminary Product Specification

Summary

The AMD Spartan™ UltraScale+™ FPGAs are available in -2 and -1 speed grades, with -2E and -2I devices having the highest performance. Some -1LI devices can operate at a V_{CCINT} voltage at 0.85V or 0.72V and provide lower maximum static power. When operated at $V_{CCINT} = 0.85V$, using a -1LI device, the speed specification for the L devices is the same as the -1I speed grade. When operated at $V_{CCINT} = 0.72V$, the -1LI performance and static and dynamic power is reduced.

DC and AC characteristics are specified in extended (E) and industrial (I) temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade extended device are the same as for a -1 speed grade industrial device). However, only selected speed grades and/or devices are available in each temperature range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This data sheet, part of an overall set of documentation on the Spartan UltraScale+ FPGAs, is available on the [AMD Technical Information Portal](#).

DC Characteristics

Absolute Maximum Ratings

Table 1: Absolute Maximum Ratings

Symbol	Description ¹	Min	Max	Units
FPGA Logic				
V_{CCINT}	Internal supply voltage	-0.500	1.000	V
V_{CCINT_IO} ²	Internal supply voltage for the I/O banks	-0.500	0.980	V
V_{CCAUX} ³	Auxiliary supply voltage	-0.500	1.960	V
V_{CCBRAM} ²	Supply voltage for the block RAM and UltraRAM	-0.500	0.980	V

AMD Adaptive Computing is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing non-inclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this [link](#) for more information.

Table 1: Absolute Maximum Ratings (cont'd)

Symbol	Description ¹	Min	Max	Units
V _{CCO}	Output drivers supply voltage for HD I/O banks	–0.500	3.400	V
	Output drivers supply voltage for HP I/O banks and configuration bank 0	–0.500	1.960	V
	Output drivers supply voltage for XP5IO banks	–0.500	1.650	V
V _{CCAUX_IO} ³	Auxiliary supply voltage for the I/O banks. Available as V _{CCAUX_HDIO} for HD I/O banks and V _{CCAUX_HP10} for HP I/O banks.	–0.500	1.960	V
V _{REF}	Input reference voltage for HP I/O banks	–0.500	2.000	V
V _{IN} ^{4, 5, 6, 7}	I/O input voltage for HD I/O, HP I/O, and XP5IO I/O banks	–0.550	V _{CCO} + 0.550	V
I _{DC}	Available output current at the pad	–20	20	mA
I _{RMS}	Available RMS output current at the pad	–20	20	mA
GTH Transceiver⁸				
V _{MGTAVCC}	Analog supply voltage for transceiver circuits	–0.500	1.000	V
V _{MGTAVTT}	Analog supply voltage for transceiver termination circuits	–0.500	1.300	V
V _{MGTVCCAUX}	Auxiliary analog Quad PLL (QPLL) voltage supply for transceivers	–0.500	1.900	V
V _{MGTREFCLK}	Transceiver reference clock absolute input voltage	–0.500	1.300	V
V _{MGTAVTTRCAL}	Analog supply voltage for the resistor calibration circuit of the transceiver column	–0.500	1.300	V
V _{IN}	Receiver (RXP/RXN) and transmitter (TXP/TXN) absolute input voltage	–0.500	1.200	V
I _{DCIN-FLOAT}	DC input current for receiver input pins DC coupled RX termination = floating ⁹	–	10	mA
I _{DCIN-MGTAVTT}	DC input current for receiver input pins DC coupled RX termination = V _{MGTAVTT}	–	10	mA
I _{DCIN-GND}	DC input current for receiver input pins DC coupled RX termination = GND	–	0	mA
I _{DCIN-PROG}	DC input current for receiver input pins DC coupled RX termination = programmable ¹⁰	–	0	mA
I _{DCOUT-FLOAT}	DC output current for transmitter pins DC coupled RX termination = floating	–	6	mA
I _{DCOUT-MGTAVTT}	DC output current for transmitter pins DC coupled RX termination = V _{MGTAVTT}	–	6	mA
System Monitor				
V _{CCADC}	System Monitor supply relative to GNDADC	–0.500	2.000	V
V _{REFP}	System Monitor reference input relative to GNDADC	–0.500	2.000	V
Temperature¹¹				
T _{STG}	Storage temperature (ambient)	–65	150	°C
T _{SOL}	Maximum dry rework soldering temperature	–	260	°C
	Maximum reflow soldering temperature for SBVC529, SBVB625, SBVF784, SBVG784, SBVA1024, and NBVA1089 packages	–	250	°C
	Maximum reflow soldering temperature for CMVA361, CMVA529, and CMVB529 packages	–	245	°C

Table 1: Absolute Maximum Ratings (cont'd)

Symbol	Description ¹	Min	Max	Units
T _j	Maximum junction temperature	–	125	°C

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- V_{CCINT_IO} must be connected to V_{CCBRAM}.
- V_{CCAUX_HPIO} and V_{CCAUX_HDIO} must be connected to V_{CCAUX}.
- The lower absolute voltage specification always applies.
- For I/O operation, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).
- When operating outside of the recommended operating conditions, refer to Table 4 and Table 5 for maximum overshoot and undershoot specifications.
- V_{IN} for the POR_OVERRIDE pin is unique. POR_OVERRIDE must be connected to either GND (default) or V_{CCINT}. See T_{POR} in [Configuration Switching Characteristics](#) for additional information.
- For more information on supported GTH transceiver terminations see the *UltraScale Architecture GTH Transceivers User Guide* (UG576).
- AC coupled operation is not supported for RX termination = floating.
- DC coupled operation is not supported for RX termination = programmable.
- For soldering guidelines and thermal considerations, see the *UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification* (UG575).

Recommended Operating Conditions

Table 2: Recommended Operating Conditions

Symbol	Description ^{1, 2}	Min	Typ	Max	Units
FPGA Logic					
V _{CCINT}	Internal supply voltage	0.825	0.850	0.876	V
	For -1LI (V _{CCINT} = 0.72V) devices: internal supply voltage	0.698	0.720	0.742	V
V _{CCINT_IO} ³	Internal supply voltage for the I/O banks	0.825	0.850	0.876	V
V _{CCBRAM} ³	Block RAM and UltraRAM supply voltage	0.825	0.850	0.876	V
V _{CCAUX} ⁸	Auxiliary supply voltage	1.746	1.800	1.854	V
V _{CCO} ⁴	Supply voltage for HD I/O banks ⁵	1.164	–	3.400	V
	Supply voltage for HP I/O banks and configuration bank ⁶	0.970	–	1.854	V
	Supply voltage for XP5IO I/O banks ⁷	0.970	–	1.545	V
V _{CCAUX_IO} ⁸	Auxiliary I/O supply voltage. Available as V _{CCAUX_HDIO} for HD I/O banks and V _{CCAUX_HPIO} for HP I/O banks.	1.746	1.800	1.854	V
V _{IN} ^{9, 10}	I/O input voltage	–0.200	–	V _{CCO} + 0.200	V
I _{IN} ¹¹	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode	–	–	10	mA
GTH Transceiver					
V _{MGTAVCC} ¹²	Analog supply voltage for the GTH transceiver	0.873	0.900	0.927	V
V _{MGTAVTT} ¹²	Analog supply voltage for the GTH transmitter and receiver termination circuits	1.164	1.200	1.236	V
V _{MGTVCCAUX} ¹²	Auxiliary analog QPLL voltage supply for the transceivers	1.746	1.800	1.854	V
V _{MGTAVTTRCAL} ¹²	Analog supply voltage for the resistor calibration circuit of the GTH transceiver column	1.164	1.200	1.236	V
System Monitor					
V _{CCADC}	System Monitor supply relative to GNDADC	1.746	1.800	1.854	V

Table 2: Recommended Operating Conditions (cont'd)

Symbol	Description ^{1, 2}	Min	Typ	Max	Units
V _{REFP}	System Monitor externally supplied reference voltage relative to GNDADC	1.200	1.250	1.300	V
Temperature					
T _j ¹³	Junction temperature operating range for extended (E) temperature devices	0	–	100	°C
	Junction temperature operating range for industrial (I) temperature devices	–40	–	100	°C
	Junction temperature operating range for eFUSE programming ¹⁴	–40	–	125	°C

Notes:

- All voltages are relative to GND, assuming supplies are present.
- For the design of the power distribution system consult the *UltraScale Architecture PCB Design User Guide* (UG583).
- V_{CCINT_IO} must be connected to V_{CCBRAM}.
- For V_{CCO_0}, the recommended nominal operating voltage is 1.5V or 1.8V, and the minimum voltage for power on and during configuration is 1.455V.
- Includes V_{CCO} of 1.2V, 1.35V, 1.5V, 1.8V, 2.5V, and 3.3V at ±3%.
- Includes V_{CCO} of 1.0V, 1.2V, 1.35V, 1.5V, and 1.8V at ±3%.
- Includes V_{CCO} of 1.0V, 1.1V, 1.2V, 1.35V, and 1.5V at ±3%.
- V_{CCAUX_IO} must be connected to V_{CCAUX}.
- The lower absolute voltage specification always applies.
- V_{IN} for the POR_OVERRIDE pin is unique. POR_OVERRIDE must be connected to either GND (default) or V_{CCINT}. See T_{POR} in [Configuration Switching Characteristics](#) for additional information.
- A total of 200 mA per bank should not be exceeded.
- Each voltage listed requires filtering as described in the *UltraScale Architecture GTH Transceivers User Guide* (UG576).
- AMD recommends measuring the T_j of a device using the system monitor as described in the *UltraScale Architecture System Monitor User Guide* (UG580). The system monitor temperature measurement errors (that are described in [Table 59](#)) must be accounted for in your design. For example, when using the system monitor with an external reference of 1.25V, and when the system monitor reports 97°C, there is a measurement error ±3°C. A reading of 97°C is considered the maximum adjusted T_j (100°C – 3°C = 97°C).
- Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).

DC Characteristics Over Recommended Operating Conditions

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ ¹	Max	Units
V _{DRINT}	Data retention V _{CCINT} voltage (below which configuration data might be lost)	0.68	–	–	V
V _{DRAUX}	Data retention V _{CCAUX} voltage (below which configuration data might be lost)	1.5	–	–	V
I _{REF}	V _{REF} leakage current per pin	–	–	15	µA
I _L	Input or output leakage current per pin (HD I/O and HP I/O ²) (sample-tested)	–	–	15	µA
	Input or output leakage current per pin (XP5IO I/O) (sample-tested)	–	–	100	µA
C _{IN} ³	Die input capacitance at the pad (HP I/O)	–	–	3.1	pF
	Die input capacitance at the pad (HD I/O)	–	–	4.75	pF
	Die input capacitance at the pad (XP5IO I/O)	–	–	1.90	pF

Table 3: DC Characteristics Over Recommended Operating Conditions (cont'd)

Symbol	Description	Min	Typ ¹	Max	Units
I _{RPU}	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 3.3V	75	-	190	μA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 2.5V	50	-	169	μA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 1.8V	60	-	120	μA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 1.5V	30	-	120	μA
	Pad pull-up (when selected) at V _{IN} = 0V, V _{CCO} = 1.2V	10	-	100	μA
I _{RPD}	Pad pull-down (when selected) at V _{IN} = 3.3V	60	-	200	μA
	Pad pull-down (when selected) at V _{IN} = 1.8V	29	-	120	μA
I _{CCADCON}	Analog supply current for the SYSMON circuits in the power-up state	-	-	8	mA
I _{CCADCOFF}	Analog supply current for the SYSMON circuits in the power-down state	-	-	1.5	mA
I _{PFS} ⁴	V _{CCAUX} additional supply current during eFUSE programming	-	-	115	mA
Internal V _{REF}	50% V _{CCO}	V _{CCO} × 0.49	V _{CCO} × 0.50	V _{CCO} × 0.51	V
	70% V _{CCO}	V _{CCO} × 0.69	V _{CCO} × 0.70	V _{CCO} × 0.71	V
	16.66% V _{CCO} (XP5IO I/O banks only)	V _{CCO} × 0.15	V _{CCO} × 0.16	V _{CCO} × 0.17	V
	12.5% V _{CCO} (XP5IO I/O banks only)	V _{CCO} × 0.11	V _{CCO} × 0.12	V _{CCO} × 0.13	V
Differential termination	Programmable differential termination (TERM_100) for HP I/O and XP5IO I/O banks	-35%	100	+35%	Ω
n	Temperature diode ideality factor	-	1.026	-	-
r	Temperature diode series resistance	-	2	-	Ω
Calibrated programmable on-die termination (DCI) in HP I/O banks⁵ (measured per JEDEC specification)					
R ⁷	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_40	-10% ⁶	40	+10% ⁶	Ω
	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_48	-10% ⁶	48	+10% ⁶	Ω
	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_60	-10% ⁶	60	+10% ⁶	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_40	-10% ⁶	40	+10% ⁶	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_48	-10% ⁶	48	+10% ⁶	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_60	-10% ⁶	60	+10% ⁶	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_120	-10% ⁶	120	+10% ⁶	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_240	-10% ⁶	240	+10% ⁶	Ω
Uncalibrated programmable on-die termination in HP I/Os banks (measured per JEDEC specification)					
R ⁷	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_40	-50%	40	+50%	Ω
	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_48	-50%	48	+50%	Ω
	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_60	-50%	60	+50%	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_40	-50%	40	+50%	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_48	-50%	48	+50%	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_60	-50%	60	+50%	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_120	-50%	120	+50%	Ω
	Programmable input termination to V _{CCO} where ODT = RTT_240	-50%	240	+50%	Ω

Table 3: DC Characteristics Over Recommended Operating Conditions (cont'd)

Symbol	Description	Min	Typ ¹	Max	Units
Uncalibrated programmable on-die termination in HD I/O banks (measured per JEDEC specification)					
R ⁷	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_48	-50%	48	+50%	Ω
Calibrated programmable on-die termination (DCI) in XP5IO I/O banks⁵ (measured per JEDEC specification)					
R ⁷	Thevenin equivalent resistance of programmable input termination to V _{CCO} /2 where ODT = RTT_48	-20%	40	+20%	Ω
		-20%	48	+20%	Ω
		-20%	60	+20%	Ω
		-20%	120	+20%	Ω
		-20%	240	+20%	Ω

Notes:

- Typical values are specified at nominal voltage, 25°C.
- For the I/O banks with a V_{CCO} of 1.8V and separated V_{CCO} and V_{CCAUX_IO} power supplies, the I_L maximum current is 70 μA.
- This measurement represents the die capacitance at the pad, not including the package.
- Do not program eFUSE during device configuration (e.g., during configuration, during configuration readback, or when readback CRC is active).
- VRP resistor tolerance is (240Ω ±1%).
- If VRP resides at a different bank (DCI cascade), the range increases to ±15%.
- On-die input termination resistance, for more information see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).

V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot

Table 4: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for HD I/O Banks

AC Voltage Overshoot ¹	% of UI ² at -40°C to 100°C	AC Voltage Undershoot ¹	% of UI ² at -40°C to 100°C
V _{CCO} + 0.30	100%	-0.30	100%
V _{CCO} + 0.35	100%	-0.35	90%
V _{CCO} + 0.40	100%	-0.40	78%
V _{CCO} + 0.45	100%	-0.45	40%
V _{CCO} + 0.50	100%	-0.50	24%
V _{CCO} + 0.55	100%	-0.55	18.0%
V _{CCO} + 0.60	100%	-0.60	13.0%
V _{CCO} + 0.65	100%	-0.65	10.8%
V _{CCO} + 0.70	92%	-0.70	9.0%
V _{CCO} + 0.75	92%	-0.75	7.0%
V _{CCO} + 0.80	92%	-0.80	6.0%
V _{CCO} + 0.85	92%	-0.85	5.0%
V _{CCO} + 0.90	92%	-0.90	4.0%
V _{CCO} + 0.95	92%	-0.95	2.5%

Notes:

- A total of 200 mA per bank should not be exceeded.
- For UI smaller than 20 μs.

Table 5: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for HP I/O Banks

AC Voltage Overshoot ¹	% of UI ² at -40°C to 100°C	AC Voltage Undershoot ¹	% of UI ² at -40°C to 100°C
$V_{CCO} + 0.30$	100%	-0.30	100%
$V_{CCO} + 0.35$	100%	-0.35	100%
$V_{CCO} + 0.40$	92%	-0.40	92%
$V_{CCO} + 0.45$	50%	-0.45	50%
$V_{CCO} + 0.50$	20%	-0.50	20%
$V_{CCO} + 0.55$	10%	-0.55	10%
$V_{CCO} + 0.60$	6%	-0.60	6%
$V_{CCO} + 0.65$	2%	-0.65	2%
$V_{CCO} + 0.70$	2%	-0.70	2%

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μ s.

Table 6: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for XP5IO I/O Banks

AC Voltage Overshoot ¹	% of UI ² at -40°C to 100°C	AC Voltage Undershoot ¹	% of UI ² at -40°C to 100°C
$V_{CCO} + 0.10$	100%	-0.10	100%
$V_{CCO} + 0.15$	100%	-0.15	40%
$V_{CCO} + 0.20$	100%	-0.20	10%
$V_{CCO} + 0.25$	100%	-0.25	0%
$V_{CCO} + 0.30$	70%	-0.30	0%
$V_{CCO} + 0.35$	30%	-0.35	0%
$V_{CCO} + 0.40$	16%	-0.40	0%
$V_{CCO} + 0.45$	10%	-0.45	0%

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μ s.
3. In XP5IO banks, V_{IN} overshoot above V_{CCO} and undershoot below GND can reduce the performance of V_{REF} -based receivers within the same nibble.

Quiescent Supply Current

Table 7: Typical Quiescent Supply Current

Symbol	Description ^{1, 2, 3}	Device	Speed Grade and V _{CCINT} Operating Voltages			Units
			0.85V		0.72V	
			-2	-1	-1	
I _{CCINTQ}	Quiescent V _{CCINT} supply current	XCSU10P	90	90	82	mA
		XCSU25P	90	90	82	mA
		XCSU35P	90	90	82	mA
		XCSU50P				mA
		XCSU55P				mA
		XCSU65P				mA
		XCSU100P				mA
		XCSU150P				mA
		XCSU200P				mA
I _{CCINT_IOQ}	Quiescent V _{CCINT_IO} supply current	XCSU10P	15	15	15	mA
		XCSU25P	15	15	15	mA
		XCSU35P	15	15	15	mA
		XCSU50P				mA
		XCSU55P				mA
		XCSU65P				mA
		XCSU100P				mA
		XCSU150P				mA
		XCSU200P				mA
I _{CCOQ}	Quiescent V _{CCO} supply current	All devices	1	1	1	mA
I _{CCAUXQ}	Quiescent V _{CCAUX} supply current	XCSU10P	26	26	15	mA
		XCSU25P	26	26	15	mA
		XCSU35P	26	26	15	mA
		XCSU50P				mA
		XCSU55P				mA
		XCSU65P				mA
		XCSU100P				mA
		XCSU150P				mA
		XCSU200P				mA

Table 7: Typical Quiescent Supply Current (cont'd)

Symbol	Description ^{1, 2, 3}	Device	Speed Grade and V _{CCINT} Operating Voltages			Units
			0.85V		0.72V	
			-2	-1	-1	
I _{CCAUX_IOQ}	Quiescent V _{CCAUX_IO} supply current	XCSU10P	17	17	17	mA
		XCSU25P	17	17	17	mA
		XCSU35P	17	17	17	mA
		XCSU50P				mA
		XCSU55P				mA
		XCSU65P				mA
		XCSU100P				mA
		XCSU150P				mA
		XCSU200P				mA
I _{CCBRAMQ}	Quiescent V _{CCBRAM} supply current	XCSU10P	1	1	1	mA
		XCSU25P	1	1	1	mA
		XCSU35P	1	1	1	mA
		XCSU50P				mA
		XCSU55P				mA
		XCSU65P				mA
		XCSU100P				mA
		XCSU150P				mA
		XCSU200P				mA

Notes:

- Typical values are specified at nominal voltage, 85°C junction temperatures (T_j) with single-ended SelectIO™ resources.
- Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, and all I/O pins are 3-state and floating.
- Use the Power Design Manager (PDM) tool (download at www.amd.com/power) to estimate static power consumption for conditions or supplies other than those specified.

Power Supply Sequencing

Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT}, V_{CCINT_IO}/V_{CCBRAM}, V_{CCAUX}/V_{CCAUX_IO}, and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCINT_IO}/V_{CCBRAM} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCINT_IO} must be connected to V_{CCBRAM}. If V_{CCAUX}/V_{CCAUX_IO} and V_{CCO} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCAUX} and V_{CCAUX_IO} must be connected together. V_{CCADC} and V_{REF} can be powered at any time and have no power-up sequencing requirements.

The recommended power-on sequence to achieve minimum current draw for the GTH transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVTT}$ OR $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTVCCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw. If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

Power Supply Requirements

Table 8 shows the minimum current, in addition to I_{CCQ} maximum, required by each Spartan UltraScale+ FPGA for proper power-on and configuration. If these current minimums are met, the device powers on after all supplies have passed through their power-on reset threshold voltages. The device must not be configured until after V_{CCINT} is applied. Once initialized and configured, use the Power Design Manager (PDM) tool (download at www.amd.com/power) to estimate current drain on these supplies. PDM is also used to estimate power-on current for all supplies.

Table 8: Power-on Current by Device

Device	$I_{CCINTMIN}$	$I_{CCBRAMMIN} + I_{CCINT_IOMIN}$	I_{CCOMIN}	$I_{CCAUXMIN} + I_{CCAUX_IOMIN}$	Units
XCSU10P	560	155	50	111	mA
XCSU25P	560	155	50	111	mA
XCSU35P	560	155	50	111	mA
XCSU50P					
XCSU55P					
XCSU65P					
XCSU100P					
XCSU150P					
XCSU200P					

Table 9: Power Supply Ramp Time

Symbol	Description	Min	Max	Units
T_{VCCINT}	Ramp time from GND to 95% of V_{CCINT}	0.2	40	ms
T_{VCCINT_IO}	Ramp time from GND to 95% of V_{CCINT_IO}	0.2	40	ms
T_{VCCO}	Ramp time from GND to 95% of V_{CCO}	0.2	40	ms
T_{VCCAUX}	Ramp time from GND to 95% of V_{CCAUX}	0.2	40	ms
$T_{VCCBRAM}$	Ramp time from GND to 95% of V_{CCBRAM}	0.2	40	ms
$T_{MGTAVCC}$	Ramp time from GND to 95% of $V_{MGTAVCC}$	0.2	40	ms
$T_{MGTAVTT}$	Ramp time from GND to 95% of $V_{MGTAVTT}$	0.2	40	ms
$T_{MGTVCCAUX}$	Ramp time from GND to 95% of $V_{MGTVCCAUX}$	0.2	40	ms

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum V_{CCO} with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

I/O Levels

Table 10: SelectIO DC Input and Output Levels For HD I/O Banks

I/O Standard ^{1, 2}	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.200	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.200$	0.400	$V_{CCO} - 0.400$	8.0	-8.0
HSTL_I_18	-0.200	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.200$	0.400	$V_{CCO} - 0.400$	8.0	-8.0
HSUL_12	-0.200	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.200$	20% V_{CCO}	80% V_{CCO}	0.1	-0.1
LVC MOS12	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.400	$V_{CCO} - 0.400$	Note 3	Note 3
LVC MOS15	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.450	$V_{CCO} - 0.450$	Note 4	Note 4
LVC MOS18	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.450	$V_{CCO} - 0.450$	Note 4	Note 4
LVC MOS25	-0.200	0.700	1.700	$V_{CCO} + 0.200$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVC MOS33	-0.200	0.800	2.000	3.400	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LV TTL	-0.200	0.800	2.000	3.400	0.400	2.400	Note 4	Note 4
SSTL135	-0.200	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.200$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.9	-8.9
SSTL15	-0.200	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.200$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	8.9	-8.9
SSTL18_I	-0.200	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.200$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	8.0	-8.0

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).
3. Supported drive strengths of 4 or 8 mA in HD I/O banks.
4. Supported drive strengths of 4, 8, or 12 mA in HD I/O banks.

Table 11: SelectIO DC Input and Output Levels for HP I/O Banks

I/O Standard ^{1, 2, 3}	V_{IL}		V_{IH}		V_{OL}	V_{OH}	I_{OL}	I_{OH}
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.200	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.200$	0.400	$V_{CCO} - 0.400$	5.8	-5.8
HSTL_I_12	-0.200	$V_{REF} - 0.080$	$V_{REF} + 0.080$	$V_{CCO} + 0.200$	25% V_{CCO}	75% V_{CCO}	4.1	-4.1
HSTL_I_18	-0.200	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.200$	0.400	$V_{CCO} - 0.400$	6.2	-6.2
HSUL_12	-0.200	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.200$	20% V_{CCO}	80% V_{CCO}	0.1	-0.1
LVC MOS12	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVC MOS15	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVC MOS18	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVDCI_15	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.450	$V_{CCO} - 0.450$	7.0	-7.0
LVDCI_18	-0.200	35% V_{CCO}	65% V_{CCO}	$V_{CCO} + 0.200$	0.450	$V_{CCO} - 0.450$	7.0	-7.0
SSTL12	-0.200	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.200$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.0	-8.0
SSTL135	-0.200	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.200$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	9.0	-9.0
SSTL15	-0.200	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.200$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	10.0	-10.0
SSTL18_I	-0.200	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.200$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	7.0	-7.0
MIPI_DPHY_DCI_LP ⁶	-0.200	0.550	0.880	$V_{CCO} + 0.200$	0.050	1.100	0.01	-0.01

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).
3. POD10 and POD12 DC input and output levels are shown in Table 13, Table 21, and Table 23.
4. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in HP I/O banks.
6. Low-power option for MIPI_DPHY_DCI.
7. When operating at data rates greater than 1500 Mb/s, the minimum V_{IH} is 0.790V. MIPI D-PHY data rates are outlined in Table 37.

Table 12: SelectIO DC Input and Output Levels for XP5IO I/O Banks

I/O Standard ^{1, 2, 3}	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.200	50% V _{CCO} - 0.100	50% V _{CCO} + 0.100	V _{CCO} + 0.200	0.400	V _{CCO} - 0.400	5.8	-5.8
HSTL_I_12	-0.200	50% V _{CCO} - 0.080	50% V _{CCO} + 0.080	V _{CCO} + 0.200	25% V _{CCO}	75% V _{CCO}	4.1	-4.1
HSUL_12	-0.200	50% V _{CCO} - 0.130	50% V _{CCO} + 0.130	V _{CCO} + 0.200	20% V _{CCO}	80% V _{CCO}	0.1	-0.1
LVC MOS10	-0.100	30% V _{CCO}	70% V _{CCO}	V _{CCO}	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVC MOS11	-0.100	35% V _{CCO}	65% V _{CCO}	V _{CCO}	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVC MOS12	-0.200	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.200	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVC MOS135	-0.200	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.200	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVC MOS15	-0.200	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.200	0.450	V _{CCO} - 0.450	Note 5	Note 5
LVDCI_15/HSLVDCI_15	-0.200	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.200	0.450	V _{CCO} - 0.450	7.0	-7.0
SSTL12	-0.200	50% V _{CCO} - 0.100	50% V _{CCO} + 0.100	V _{CCO} + 0.200	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	8.0	-8.0
SSTL135	-0.200	50% V _{CCO} - 0.090	50% V _{CCO} + 0.090	V _{CCO} + 0.200	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	9.0	-9.0
SSTL15	-0.200	50% V _{CCO} - 0.100	50% V _{CCO} + 0.100	V _{CCO} + 0.200	V _{CCO} /2 - 0.175	V _{CCO} /2 + 0.175	10.0	-10.0

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).
3. POD10 and POD12 DC input and output levels are shown in Table 14, Table 20, and Table 22.
4. Supported drive strengths of 2, 4, 6, or 8 mA in XP5IO I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, or 12 mA in XP5IO I/O banks.

Table 13: DC Input Levels for Single-ended POD10 and POD12 I/O Standards for HP I/O Banks

I/O Standard ^{1, 2}	V _{IL}		V _{IH}	
	V, Min	V, Max	V, Min	V, Max
POD10	-0.200	V _{REF} - 0.068	V _{REF} + 0.068	V _{CCO} + 0.200
POD12	-0.200	V _{REF} - 0.068	V _{REF} + 0.068	V _{CCO} + 0.200

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).

Table 14: DC Input Levels for Single-ended POD10, POD12, LVSTL_11, and LVSTL06_12 I/O Standards for XP5IO I/O Banks

I/O Standard ^{1, 2}	V_{IL}		V_{IH}	
	V, Min	V, Max	V, Min	V, Max
POD10	-0.100	$70\% V_{CCO} - 0.068$	$70\% V_{CCO} + 0.068$	V_{CCO}
POD12	-0.100	$70\% V_{CCO} - 0.068$	$70\% V_{CCO} + 0.068$	V_{CCO}
LVSTL05_10	-0.100	$V_{CCO}/8 - 0.100$	$V_{CCO}/8 + 0.100$	V_{CCO}
LVSTL06_12	-0.100	$V_{CCO}/8 - 0.100$	$V_{CCO}/8 + 0.100$	V_{CCO}
LVSTL11	-0.100	$V_{CCO}/6 - 0.100$	$V_{CCO}/6 + 0.100$	V_{CCO}

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).

Table 15: Differential SelectIO DC Input and Output Levels for HP I/O Banks

I/O Standard	V_{ICM} (V) ¹			V_{ID} (V) ²			V_{ILHS} ³	V_{IHHS} ³	V_{OCM} (V) ⁴			V_{OD} (V) ⁵		
	Min	Typ	Max	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
SUB_LVDS ⁸	0.500	0.900	1.300	0.070	-	-	-	-	0.700	0.900	1.100	0.100	0.150	0.200
LVPECL	0.300	1.200	1.425	0.100	0.350	0.600	-	-	-	-	-	-	-	-
SLVS_400_18	0.070	0.200	0.330	0.140	-	0.450	-	-	-	-	-	-	-	-
SLVS_400_25	0.070	0.200	0.330	0.140	-	0.450	-	-	-	-	-	-	-	-
MIPI_DPHY for operation < 1.5 GB/s ⁹	0.070	-	0.330	0.070	-	-	-0.040	0.460	0.150	0.200	0.250	0.140	0.200	0.270
MIPI_DPHY for operation > 1.5 GB/s ⁹	0.070	-	0.330	0.040	-	-	-0.040	0.460	0.150	0.200	0.250	0.140	0.200	0.270

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage ($Q - \overline{Q}$).
3. V_{IHHS} and V_{ILHS} are the single-ended input high and low voltages, respectively.
4. V_{OCM} is the output common mode voltage.
5. V_{OD} is the output differential voltage ($Q - \overline{Q}$).
6. LVDS_25 is specified in Table 25.
7. LVDS is specified in Table 27.
8. The SUB_LVDS receiver is supported in HP I/O and HD I/O banks. The SUB_LVDS transmitter is supported only in HP I/O banks.
9. High-speed option for MIPI_DPHY. The V_{ID} maximum is aligned with the standard's specification. A higher V_{ID} is acceptable as long as the V_{IN} specification is also met.

Table 16: Complementary Differential SelectIO DC Input and Output Levels for HD I/O Banks

I/O Standard	V_{ICM} (V) ¹			V_{ID} (V) ²		V_{OL} (V) ³	V_{OH} (V) ⁴	I_{OL}	I_{OH}
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.300	0.750	1.125	0.100	–	0.400	$V_{CCO} - 0.400$	8.0	–8.0
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	–	0.400	$V_{CCO} - 0.400$	8.0	–8.0
DIFF_HSUL_12	0.300	0.600	0.850	0.100	–	20% V_{CCO}	80% V_{CCO}	0.1	–0.1
DIFF_SSTL135	0.300	0.675	1.000	0.100	–	$(V_{CCO}/2) - 0.150$	$(V_{CCO}/2) + 0.150$	8.9	–8.9
DIFF_SSTL15	0.300	0.750	1.125	0.100	–	$(V_{CCO}/2) - 0.175$	$(V_{CCO}/2) + 0.175$	8.9	–8.9
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	–	$(V_{CCO}/2) - 0.470$	$(V_{CCO}/2) + 0.470$	8.0	–8.0

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage.
3. V_{OL} is the single-ended low-output voltage.
4. V_{OH} is the single-ended high-output voltage.

Table 17: Complementary Differential SelectIO DC Input and Output Levels for HP I/O Banks

I/O Standard ¹	V_{ICM} (V) ²			V_{ID} (V) ³		V_{OL} (V) ⁴	V_{OH} (V) ⁵	I_{OL}	I_{OH}
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.680	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	–	0.400	$V_{CCO} - 0.400$	5.8	–5.8
DIFF_HSTL_I_12	$0.400 \times V_{CCO}$	$V_{CCO}/2$	$0.600 \times V_{CCO}$	0.100	–	$0.250 \times V_{CCO}$	$0.750 \times V_{CCO}$	4.1	–4.1
DIFF_HSTL_I_18	$(V_{CCO}/2) - 0.175$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.175$	0.100	–	0.400	$V_{CCO} - 0.400$	6.2	–6.2
DIFF_HSUL_12	$(V_{CCO}/2) - 0.120$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.120$	0.100	–	20% V_{CCO}	80% V_{CCO}	0.1	–0.1
DIFF_SSTL12	$(V_{CCO}/2) - 0.150$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	–	$(V_{CCO}/2) - 0.150$	$(V_{CCO}/2) + 0.150$	8.0	–8.0
DIFF_SSTL135	$(V_{CCO}/2) - 0.150$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	–	$(V_{CCO}/2) - 0.150$	$(V_{CCO}/2) + 0.150$	9.0	–9.0
DIFF_SSTL15	$(V_{CCO}/2) - 0.175$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.175$	0.100	–	$(V_{CCO}/2) - 0.175$	$(V_{CCO}/2) + 0.175$	10.0	–10.0
DIFF_SSTL18_I	$(V_{CCO}/2) - 0.175$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.175$	0.100	–	$(V_{CCO}/2) - 0.470$	$(V_{CCO}/2) + 0.470$	7.0	–7.0

Notes:

1. DIFF_POD10 and DIFF_POD12 HP I/O bank specifications are shown in [Table 19](#), [Table 21](#), and [Table 23](#).
2. V_{ICM} is the input common mode voltage.
3. V_{ID} is the input differential voltage.
4. V_{OL} is the single-ended low-output voltage.
5. V_{OH} is the single-ended high-output voltage.

Table 18: Complementary Differential SelectIO DC Input and Output Levels for XP5IO I/O Banks

I/O Standard	V_{ICM} (V) ¹			V_{ID} (V) ²		V_{OL} (V) ³	V_{OH} (V) ⁴	I_{OL}	I_{OH}
	Min	Typ	Max	Min	Max	Max	Min	mA	mA
DIFF_HSTL_I	0.680	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	–	0.400	$V_{CCO} - 0.400$	5.8	–5.8
DIFF_HSTL_I_12	$0.400 \times V_{CCO}$	$V_{CCO}/2$	$0.600 \times V_{CCO}$	0.100	–	$0.250 \times V_{CCO}$	$0.750 \times V_{CCO}$	4.1	–4.1
DIFF_HSUL_12	$(V_{CCO}/2) - 0.120$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.120$	0.100	–	$20\% V_{CCO}$	$80\% V_{CCO}$	0.1	–0.1
DIFF_SSTL12	$(V_{CCO}/2) - 0.150$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	–	$(V_{CCO}/2) - 0.150$	$(V_{CCO}/2) + 0.150$	8.0	–0.8
DIFF_SSTL135	$(V_{CCO}/2) - 0.150$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.150$	0.100	–	$(V_{CCO}/2) - 0.150$	$(V_{CCO}/2) + 0.150$	9.0	–9.0
DIFF_SSTL15	$(V_{CCO}/2) - 0.175$	$V_{CCO}/2$	$(V_{CCO}/2) + 0.175$	0.100	–	$(V_{CCO}/2) - 0.175$	$(V_{CCO}/2) + 0.175$	10.0	–10.0

Notes:

- V_{ICM} is the input common mode voltage.
- V_{ID} is the input differential voltage.
- V_{OL} is the single-ended low-output voltage.
- V_{OH} is the single-ended high-output voltage.

Table 19: DC Input Levels for Differential POD10 and POD12 I/O Standards for HP I/O Banks

I/O Standard ^{1,2}	V_{ICM} (V)			V_{ID} (V)	
	Min	Typ	Max	Min	Max
DIFF_POD10	0.630	0.700	0.770	0.140	–
DIFF_POD12	0.756	0.840	0.924	0.160	–

Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).

Table 20: DC Input Levels for Differential POD10, POD12, LVSTL_11, and LVSTL06_12 I/O Standards for XP5IO I/O Banks

I/O Standard ^{1,2}	V_{ICM} (V)			V_{ID} (V)	
	Min	Typ	Max	Min	Max
DIFF_POD10	0.630	0.700	0.770	0.140	–
DIFF_POD12	0.756	0.840	0.924	0.160	–
DIFF_LVSTL05_10	0.113	0.125	0.138	0.150	–
DIFF_LVSTL06_12	0.143	0.150	0.157	0.140	–
DIFF_LVSTL_11	0.174	0.183	0.193	0.140	–

Notes:

- Tested according to relevant specifications.
- Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).

Table 21: DC Output Levels for Single-ended and Differential POD10 and POD12 Standards for HP I/O Banks

Symbol	Description ^{1, 2}	V _{OUT}	Min	Typ	Max	Units
R _{OL}	Pull-down resistance	V _{OM_DC} (as described in Table 23)	36	40	44	Ω
R _{OH}	Pull-up resistance	V _{OM_DC} (as described in Table 23)	36	40	44	Ω

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).

Table 22: DC Output Levels for Single-ended and Differential POD10, POD12, LVSTL_11, and LVSTL06_12 Standards for XP5IO I/O Banks

I/O Standard	Symbol	Description ^{1, 2}	V _{OUT}	Min	Typ	Max	Units
POD10, POD12	R _{OL}	Pull-down resistance	V _{OM_DC} (as described in Table 24)	32	40	48	Ω
	R _{OH}	Pull-up resistance	V _{OM_DC} (as described in Table 24)	32	40	48	Ω
LVSTL05_10	R _{OL}	Pull-down resistance	V _{OCM_DC_LOW}	32	40	48	Ω
	R _{OH}	Pull-up resistance	V _{OCM_DC_HIGH}	32	40	48	Ω
LVSTL06_12	R _{OL}	Pull-down resistance	V _{OCM_DC_LOW}	32	40	48	Ω
	R _{OH}	Pull-up resistance	V _{OCM_DC_HIGH}	32	40	48	Ω
LVSTL11	R _{OL}	Pull-down resistance	V _{OM_DC} (as described in Table 24)	32	40	48	Ω
	R _{OH}	Pull-up resistance	V _{OM_DC} (as described in Table 24)	32	40	48	Ω

Notes:

1. Tested according to relevant specifications.
2. Standards specified using the default I/O standard configuration. For details, see the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861).

Table 23: Definitions for DC Output Levels for Single-ended and Differential POD10 and POD12 Standards for HP I/O Banks

Symbol	Description	All Speed Grades	Units
V _{OM_DC}	DC output Mid measurement level (for IV curve linearity)	0.8 x V _{CCO}	V

Table 24: Definitions for DC Output Levels for Single-ended and Differential POD10, POD12, LVSTL_11, and LVSTL06_12 Standards for XP5IO I/O Banks

I/O Standard	Symbol	Description	All Speed Grades	Units
POD10, POD12	V _{OM_DC}	DC output Mid measurement level (for IV curve linearity)	0.8 x V _{CCO}	V
LVSTL_11	V _{OM_DC}	DC output Mid measurement level (for IV curve linearity)	V _{CCO} /3	V
LVSTL05_10	V _{OM_DC}	DC output Mid measurement level (for IV curve linearity)	V _{CCO} /4	V
LVSTL06_12	V _{OM_DC}	DC output Mid measurement level (for IV curve linearity)	V _{CCO} /4	V

LVDS DC Specifications (LVDS_25)

The LVDS_25 standard is available in the HD I/O banks. See the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* ([UG861](#)) for more information.

Table 25: LVDS_25 DC Specifications

Symbol	DC Parameter	Min	Typ	Max	Units
V _{CCO}	Supply voltage	2.425	2.500	2.575	V
V _{IDIFF}	Differential input voltage: (Q - $\overline{Q}$), Q = High ($\overline{Q}$ - Q), $\overline{Q}$ = High	100	350	600	mV
V _{ICM}	Input common-mode voltage	0.300	1.200	1.425	V

Notes:

1. LVDS_25 in HD I/O banks supports inputs only. LVDS_25 inputs without internal termination have no V_{CCO} requirements. Any V_{CCO} can be chosen as long as the input voltage levels do not violate the *Recommended Operating Condition* ([Table 2](#)) specification for the V_{IN} I/O pin voltage.
2. Maximum V_{IDIFF} value is specified for the maximum V_{ICM} specification. With a lower V_{ICM}, a higher V_{IDIFF} is tolerated only when the recommended operating conditions and overshoot/undershoot V_{IN} specifications are maintained.

LVDS DC Specifications (LVDS15)

The LVDS15 standard is available in the XP5IO I/O banks. See the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* ([UG861](#)) for more information.

Table 26: LVDS_15 DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
V _{CCO} ¹	Supply voltage		1.455	1.500	1.545	V
V _{ODIFF} ²	Differential output voltage: (Q - $\overline{Q}$), Q = High ($\overline{Q}$ - Q), $\overline{Q}$ = High	R _T = 100Ω across Q and $\overline{Q}$ signals	247	350	454	mV
V _{OCM} ²	Output common-mode voltage	R _T = 100Ω across Q and $\overline{Q}$ signals	1.000	1.200	1.320	V
V _{IDIFF} ³	Differential input voltage: (Q - $\overline{Q}$), Q = High ($\overline{Q}$ - Q), $\overline{Q}$ = High		100	350	600 ³	mV
V _{ICM_DC} ⁴	Input common-mode voltage (DC coupling)		0.300	1.200	1.320	V
V _{ICM_AC} ⁵	Input common-mode voltage (AC coupling)		200	–	330	mV

Notes:

1. In XP5IO banks, when LVDS is used with input-only functionality, it can be placed in a bank where the V_{CCO} levels are different from the specified level only if internal differential termination is not used. In this scenario, V_{CCO} must be chosen to ensure the input pin voltage levels do not violate the *Recommended Operating Condition* ([Table 2](#)) specification for the V_{IN} I/O pin voltage.
2. V_{OCM} and V_{ODIFF} values are for LVDS_PRE_EMPHASIS = FALSE.
3. Maximum V_{IDIFF} value is specified for the maximum V_{ICM} specification. With a lower V_{ICM}, a higher V_{IDIFF} is tolerated only when the recommended operating conditions and overshoot/undershoot V_{IN} specifications are maintained.
4. Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ_NONE (Default).
5. AC coupling with external bias and external differential termination with EQUALIZATION settings enabled. EQUALIZATION = EQ_LEVEL0, EQ_LEVEL1, EQ_LEVEL2, EQ_LEVEL3, or EQ_LEVEL4, any setting except EQ_NONE.

LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks. See the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* ([UG861](#)) for more information.

Table 27: LVDS DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
V_{CCO}^1	Supply voltage		1.746	1.800	1.854	V
V_{ODIFF}^2	Differential output voltage: (Q - $\bar{Q}$), Q = High ($\bar{Q}$ - Q), $\bar{Q}$ = High	$R_T = 100\Omega$ across Q and $\bar{Q}$ signals	247	350	454	mV
V_{OCM}^2	Output common-mode voltage	$R_T = 100\Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
V_{IDIFF}^3	Differential input voltage: (Q - $\bar{Q}$), Q = High ($\bar{Q}$ - Q), $\bar{Q}$ = High		100	350	600 ³	mV
$V_{ICM_DC}^4$	Input common-mode voltage (DC coupling)		0.300	1.200	1.425	V
$V_{ICM_AC}^5$	Input common-mode voltage (AC coupling)		0.600	–	1.100	V

Notes:

1. In HP I/O banks, when LVDS is used with input-only functionality, it can be placed in a bank where the V_{CCO} levels are different from the specified level only if internal differential termination is not used. In this scenario, V_{CCO} must be chosen to ensure the input pin voltage levels do not violate the Recommended Operating Condition ([Table 2](#)) specification for the V_{IN} I/O pin voltage.
2. V_{OCM} and V_{ODIFF} values are for LVDS_PRE_EMPHASIS = FALSE.
3. Maximum V_{IDIFF} value is specified for the maximum V_{ICM} specification. With a lower V_{ICM} , a higher V_{IDIFF} is tolerated only when the recommended operating conditions and overshoot/undershoot V_{IN} specifications are maintained.
4. Input common mode voltage for DC coupled configurations. EQUALIZATION = EQ_NONE (Default).
5. External input common mode voltage specification for AC coupled configurations. EQUALIZATION = EQ_LEVEL0, EQ_LEVEL1, EQ_LEVEL2, EQ_LEVEL3, EQ_LEVEL4.

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the AMD Vivado™ Design Suite as outlined in the following table.

Table 28: Speed Specification Version By Device

2025.1	Device
1.11	XCSU10P, XCSU25P, XCSU35P

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

- **Advance Product Specification:** These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.
- **Preliminary Product Specification:** These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

- **Product Specification:** These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Spartan UltraScale+ FPGAs.

Speed Grade Designations

Because individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 29](#) correlates the current status of the Spartan UltraScale+ FPGAs on a per speed grade basis.

Table 29: Speed Grade Designations by Device

Device	Speed Grade, Temperature Ranges, and V_{CCINT} Operating Voltages		
	Advance	Preliminary	Production
XCSU10P			-2E ($V_{CCINT} = 0.85V$), -2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) ¹ -1LI ($V_{CCINT} = 0.72V$) ¹
XCSU25P			-2E ($V_{CCINT} = 0.85V$), -2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) ¹ -1LI ($V_{CCINT} = 0.72V$) ¹
XCSU35P			-2E ($V_{CCINT} = 0.85V$), -2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) ¹ -1LI ($V_{CCINT} = 0.72V$) ¹
XCSU50P	-2E ($V_{CCINT} = 0.85V$), -2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) ¹ -1LI ($V_{CCINT} = 0.72V$) ¹		
XCSU55P	-2E ($V_{CCINT} = 0.85V$), -2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) ¹ -1LI ($V_{CCINT} = 0.72V$) ¹		
XCSU65P	-2E ($V_{CCINT} = 0.85V$), -2I ($V_{CCINT} = 0.85V$) -1E ($V_{CCINT} = 0.85V$), -1I ($V_{CCINT} = 0.85V$) -1LI ($V_{CCINT} = 0.85V$) ¹ -1LI ($V_{CCINT} = 0.72V$) ¹		

Table 29: Speed Grade Designations by Device (cont'd)

Device	Speed Grade, Temperature Ranges, and V _{CCINT} Operating Voltages		
	Advance	Preliminary	Production
XCSU100P	-2E (V _{CCINT} = 0.85V), -2I (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) ¹ -1LI (V _{CCINT} = 0.72V) ¹		
XCSU150P	-2E (V _{CCINT} = 0.85V), -2I (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) ¹ -1LI (V _{CCINT} = 0.72V) ¹		
XCSU200P	-2E (V _{CCINT} = 0.85V), -2I (V _{CCINT} = 0.85V) -1E (V _{CCINT} = 0.85V), -1I (V _{CCINT} = 0.85V) -1LI (V _{CCINT} = 0.85V) ¹ -1LI (V _{CCINT} = 0.72V) ¹		

Notes:

1. The lowest power -1L devices, where V_{CCINT} = 0.72V, are listed in the Vivado Design Suite as -1LV. Otherwise, the -1L devices, where V_{CCINT} = 0.85V, are listed in the Vivado Design Suite as -1L.

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 30 lists the production released Spartan UltraScale+ FPGA, speed grade, and the minimum corresponding supported speed specification version and Vivado software revisions. The Vivado software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 30: Spartan UltraScale+ FPGA Device Production Software and Speed Specification Release

Device	Speed Grade and V _{CCINT} Operating Voltages			
	0.85V			0.72V
	-2	-1	-1L	-1L
XCSU10P	Vivado tools 2025.1 v1.11			
XCSU25P	Vivado tools 2025.1 v1.11			
XCSU35P	Vivado tools 2025.1 v1.11			
XCSU50P				
XCSU55P				
XCSU65P				
XCSU100P				
XCSU150P				
XCSU200P				

Notes:

1. Blank entries indicate a device and/or speed grade in Advance or Preliminary status.

FPGA Logic Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in the Spartan UltraScale+ FPGAs. These values are subject to the same guidelines as the [AC Switching Characteristics](#) section.

In each of the following performance tables, the I/O bank type is either high performance (HP) or high density (HD).

In component mode:

- For the input/output registers in HP I/O banks, the Vivado tools limit clock frequencies to 312.9 MHz for all speed grades.
- For IDDR in HP I/O banks, Vivado tools limit clock frequencies to 625.0 MHz for all speed grades.
- For ODDR in HP I/O banks, Vivado tools limit clock frequencies to 625.0 MHz for all speed grades.

Table 31: HD IOL and HP Component Mode Performance

Description	I/O Bank Type	Speed Grade and V _{CCINT} Operating Voltages						Units
		0.85V				0.72V		
		-2		-1		-1		
		Min	Max	Min	Max	Min	Max	
TX DDR (OSERDES 4:1, 8:1)	HP	0	1250	0	1250	0	1250	Mb/s
TX SDR (OSERDES 2:1, 4:1)	HP	0	625	0	625	0	625	Mb/s
RX DDR (ISERDES 1:4, 1:8)	HP	0	1250	0	1250	0	1250	Mb/s
RX SDR (ISERDES 1:2, 1:4)	HP	0	625	0	625	0	625	Mb/s
TX DDR	HD	0	400	0	400	0	400	Mb/s
TX SDR	HD	0	200	0	200	0	200	Mb/s
RX DDR	HD	0	400	0	400	0	400	Mb/s
RX SDR	HD	0	200	0	200	0	200	Mb/s

Notes:

1. The maximum performance figures listed here assume high-speed design practices. These practices include using an optimal clocking topology, an IOSTANDARD and physical link capable of operating at the target speeds, and matching data arrival times at the receiver (the PCB design must account for package skew).
2. Because HDIO pins do not have clock alignment circuitry, clock-to-data phase alignment must be managed on the PCB side. The design must also support the timing analysis provided by the Vivado Design Suite.

Table 32: XP5PHY I/O Performance

Description ^{1, 2}	Data Width	Performance as a Function of Speed Grade and Operating Voltage (V _{CCINT})						Units
		0.85V				0.72V		
		-2		-1		-1		
		Min	Max	Min	Max	Min	Max	
TX DDR	8	268.75	1600	268.75	1600	268.75	1600	Mb/s
	4	268.75	1600	268.75	1600	268.75	1260	Mb/s
	2	268.75	800	268.75	800	268.75	630	Mb/s
RX DDR ³	8	268.75	1600	268.75	1600	268.75	1600	Mb/s
	4	268.75	1600	268.75	1600	268.75	1260	Mb/s
	2	268.75	800	268.75	800	268.75	630	Mb/s

Notes:

1. XP5PHY I/O is supported through the IP available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. Package skews are not included and should be removed through PCB routing.
3. SDR specifications are a subset of the DDR specifications.

Table 33: Native Mode Performance

Description ^{1, 2}	DATA_WIDTH	I/O Bank Type	Speed Grade and V _{CCINT} Operating Voltages						Units
			0.85V				0.72V		
			-2		-1		-1		
			Min	Max	Min	Max	Min	Max	
TX DDR (TX_BITSLICE)	8	HP	375	1600	375	1600	375	1600	Mb/s
	4		375	1600	375	1600	375	1260	Mb/s
TX SDR (TX_BITSLICE)	8	HP	187.5	800	187.5	800	187.5	800	Mb/s
	4		187.5	800	187.5	800	187.5	630	Mb/s
RX DDR (RX_BITSLICE) ³	8	HP	375	1600 ⁴	375	1600 ⁴	375	1600 ⁴	Mb/s
	4		375	1600 ⁴	375	1600 ⁴	375	1260 ⁴	Mb/s
RX SDR (RX_BITSLICE) ³	8	HP	187.5	800	187.5	800	187.5	800	Mb/s
	4		187.5	800	187.5	800	187.5	630	Mb/s

Notes:

1. Native mode is supported through the [High-Speed SelectIO Interface Wizard](#) available with the Vivado Design Suite. The performance values assume a source-synchronous interface.
2. PLL settings can restrict the minimum allowable data rate. For example, when using the PLL with CLKOUTPHY_MODE = VCO_HALF the minimum frequency is PLL_F_{VCOMIN}/2.
3. Receivers are typically bounded with certain applications to achieve maximum performance. Package skews are not included and should be removed through PCB routing.
4. Asynchronous receiver performance is limited to 1300 Mb/s for -3/-2 speed grades and to 1250 Mb/s for -1 speed grades.

Table 34: MIPI D-PHY Performance

Description	I/O Bank Type	Packages	Speed Grade and V _{CCINT} Operating Voltages			Units
			0.85V		0.72V	
			-2	-1	-1	
Maximum MIPI D-PHY transmitter or receiver data rate per lane ¹	XP5IO I/O	SBVF784 SBVG784 SBVA1024 NBVA1089	3200	3200	–	Mb/s
		CMVB529 SBVC529	2500	2500	–	Mb/s
	HP I/O	NBVA1089	2500	2500	2500	Mb/s
		SBVF784 SBVG784 SBVA1024	2500	2500	2500	Mb/s
		CMVA361 CMVA529 CMVB529 SBVC529 SBVB625	1500	1500	1500	Mb/s

Notes:

- For applicable conditions, the lower maximum data rate applies.

Table 35: LVDS Native-Mode 1000BASE-X Support

Description ¹	I/O Bank Type	Speed Grade and V _{CCINT} Operating Voltages		
		0.85V		0.72V
		-2	-1	-1
1000BASE-X	HP	Yes		

Notes:

- 1000BASE-X support is based on the *IEEE Standard for CSMA/CD Access Method and Physical Layer Specifications* (IEEE Std 802.3-2008).

The following table provides the maximum data rates for applicable memory standards using the Spartan UltraScale+ FPGA memory PHY. Refer to [Memory Solutions](#) for the complete list of memory interface standards supported and detailed specifications. The final performance of the memory interface is determined through a complete design implemented in the Vivado Design Suite, following guidelines in the *UltraScale Architecture PCB Design User Guide* (UG583), electrical analysis, and characterization of the system.

Table 36: Maximum Physical Interface (PHY) Rate for Integrated Memory Interface Controller

Memory Standard	I/O Bank Type	DRAM Type	Packages	Speed Grade and V _{CCINT} Operating Voltages			Units
				0.85V		0.72V	
				-2	-1	-1	
LPDDR5/LPDDR5x	XP5IO	Single rank component	SBVF784 SBVG784 SBVA1024 NBVA1089	4267	3733		Mb/s
			CMVB529 SBVC529	2667	2667		Mb/s
LPDDR4X	XP5IO	Single rank component	SBVF784 SBVG784 SBVA1024 NBVA1089	4267	3733		Mb/s
			CMVB529 SBVC529	2667	2667		Mb/s

Table 37: Maximum Physical Interface (PHY) Rate for Soft Memory Interface Controller

Memory Standard	I/O Bank Type	DRAM Type	Packages	Speed Grade and V _{CCINT} Operating Voltages			Units
				0.85V		0.72V	
				-2	-1	-1	
DDR4	HP I/O	Single rank component	SBVF784 SBVG784 SBVA1024 NBVA1089	2400	2133	1866	Mb/s
			CMVA361 CMVA529 CMVB529 SBVC529 SBVB625	1866	1866	1866	Mb/s

FPGA Logic Switching Characteristics

Block RAM and FIFO Switching Characteristics

Table 38: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
Maximum Frequency					
F _{MAX_WF_NC}	Block RAM (WRITE_FIRST and NO_CHANGE modes)	738	645	516	MHz
F _{MAX_RF}	Block RAM (READ_FIRST mode)	637	575	460	MHz
F _{MAX_FIFO}	FIFO in all modes without ECC	738	645	516	MHz
F _{MAX_ECC}	Block RAM and FIFO in ECC configuration without PIPELINE	637	575	460	MHz
	Block RAM and FIFO in ECC configuration with PIPELINE and Block RAM in WRITE_FIRST or NO_CHANGE mode	738	645	516	MHz
T _{PW} ¹	Minimum pulse width	542	543	578	ps
Block RAM and FIFO Clock-to-Out Delays					
T _{RCKO_DO}	Clock CLK to DOUT output (without output register)	1.02	1.11	1.53	ns, Max
T _{RCKO_DO_REG}	Clock CLK to DOUT output (with output register)	0.29	0.30	0.44	ns, Max

Notes:

1. The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

UltraRAM Switching Characteristics

Table 39: UltraRAM Switching Characteristics

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
Maximum Frequency					
F _{MAX}	UltraRAM maximum frequency with OREG_B = True	600	575	481	MHz
F _{MAX_ECC_NOPIPELINE}	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = True	400	386	303	MHz
F _{MAX_NOPIPELINE}	UltraRAM maximum frequency with OREG_B = False and EN_ECC_RD_B = False	500	478	389	MHz
T _{PW} ¹	Minimum pulse width	700	730	832	ps
T _{RSTPW}	Asynchronous reset minimum pulse width. One cycle required	1 clock cycle			

Notes:

1. The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

Input/Output Delay Switching Characteristics

Table 40: Input/Output Delay Switching Characteristics

Symbol	Description	Performance as a Function of Speed Grade and Operating Voltage (V _{CCINT})			Units
		0.85V		0.72V	
		-2	-1	-1	
T _{IDELAY_RESOLUTION} / T _{ODELAY_RESOLUTION}	XP5PHY IDELAY/ODELAY delay tap resolution	1.22 to 4.00			ps
T _{IDELAY_ERROR} / T _{ODELAY_ERROR}	XP5PHY calibrated delay line error (DELAY_VALUE) (REFCLK_FREQUENCY = 500 to 1800 MHz) ¹	-10 to +10			Delay Taps
T _{IOL_IDELAY_RESOLUTION} / T _{IOL_ODELAY_RESOLUTION}	IOL IDELAY/ODELAY uncalibrated delay tap resolution for both HD and XP IOL resources	60 to 173			ps

Notes:

1. For REFCLK_FREQUENCY < 500 MHz, BISC calibration of the DELAY_VALUE_<0-5> is not guaranteed. Use the T_{IDELAY_RESOLUTION}/T_{ODELAY_RESOLUTION} for delay calculations. Refer to the *Spartan UltraScale+ FPGAs SelectIO Resources User Guide* (UG861). IDELAY is used for alignment and ALIGN_DELAY effects the programmed DELAY_VALUE programming.

DSP48 Slice Switching Characteristics

Table 41: DSP48 Slice Switching Characteristics

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V ¹	
		-2	-1	-1	
Maximum Frequency					
F _{MAX}	With all registers used	775	645	600	MHz
F _{MAX_PATDET}	With pattern detector	687	571	524	MHz
F _{MAX_MULT_NOMREG}	Two register multiply without MREG	544	456	413	MHz
F _{MAX_MULT_NOMREG_PATDET}	Two register multiply without MREG with pattern detect	492	410	371	MHz
F _{MAX_PREADD_NOADREG}	Without ADREG	565	468	423	MHz
F _{MAX_NOPIPELINEREG}	Without pipeline registers (MREG, ADREG)	410	338	304	MHz
F _{MAX_NOPIPELINEREG_PATDET}	Without pipeline registers (MREG, ADREG) with pattern detect	379	314	280	MHz

Notes:

- For devices operating at the lower power V_{CCINT} = 0.72V voltages, DSP cascades that cross the clock region center might operate below the specified F_{MAX}.

Clock Buffers and Networks

Table 42: Clock Buffers Switching Characteristics

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
Global Clock Switching Characteristics (Including BUFGCTRL)					
F _{MAX}	Maximum frequency of a global clock tree (BUFG)	775	667	667	MHz
Global Clock Buffer with Input Divide Capability (BUFGCE_DIV)					
F _{MAX}	Maximum frequency of a global clock buffer with input divide capability (BUFGCE_DIV)	775	667	667	MHz
Global Clock Buffer with Clock Enable (BUFGCE)					
F _{MAX}	Maximum frequency of a global clock buffer with clock enable (BUFGCE)	775	667	667	MHz
Leaf Clock Buffer with Clock Enable (BUFCE_LEAF)					
F _{MAX}	Maximum frequency of a leaf clock buffer with clock enable (BUFCE_LEAF)	775	667	667	MHz
GTH Clock Buffer with Clock Enable and Clock Input Divide Capability (BUFG_GT)					
F _{MAX}	Maximum frequency of a serial transceiver clock buffer with clock enable and clock input divide capability	512	512	512	MHz

MMCM Switching Characteristics

Table 43: MMCM Specification

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
MMCM_F _{INMAX}	Maximum input clock frequency	933	800	800	MHz
MMCM_F _{INMIN}	Minimum input clock frequency	10	10	10	MHz
MMCM_F _{INJITTER}	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max			
MMCM_F _{INDUTY}	Input duty cycle range: 10–49 MHz	25–75			%
	Input duty cycle range: 50–199 MHz	30–70			%
	Input duty cycle range: 200–399 MHz	35–65			%
	Input duty cycle range: 400–499 MHz	40–60			%
	Input duty cycle range: >500 MHz	45–55			%
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase shift clock frequency	0.01	0.01	0.01	MHz
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase shift clock frequency	500	450	450	MHz
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency	800	800	800	MHz
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency	1600	1600	1600	MHz
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical ¹	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical ¹	4.00	4.00	4.00	MHz
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs ²	0.12	0.12	0.12	ns
MMCM_T _{OUTJITTER}	MMCM output jitter.	Note 3			
MMCM_T _{OUTDUTY}	MMCM output clock duty cycle precision ⁴	0.20	0.20	0.20	ns
MMCM_T _{LOCKMAX}	MMCM maximum lock time for MMCM_F _{PFDMIN}	100	100	100	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency	775	667	667	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency ^{4, 5}	6.25	6.25	6.25	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation	< 20% of clock input period or 1 ns Max			
MMCM_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector	500	450	450	MHz
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector	10	10	10	MHz
MMCM_T _{FBDELAY}	Maximum delay in the feedback path	5 ns Max or one clock cycle			
MMCM_F _{DPRCLK_MAX}	Maximum DRP clock frequency	250	250	250	MHz

Notes:

- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
- Includes global clock buffer.
- Calculated as F_{VCO}/128 assuming output duty cycle is 50%.

PLL Switching Characteristics

Table 44: PLL Specification

Symbol	Description ¹	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
PLL_F _{INMAX}	Maximum input clock frequency	933	800	800	MHz
PLL_F _{INMIN}	Minimum input clock frequency	70	70	70	MHz
PLL_F _{INJITTER}	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max			
PLL_F _{INDUTY}	Input duty cycle range: 70–399 MHz	35–65			%
	Input duty cycle range: 400–499 MHz	40–60			%
	Input duty cycle range: >500 MHz	45–55			%
PLL_F _{VCOMIN}	Minimum PLLE4 VCO frequency ²	750	750	750	MHz
PLL_F _{VCOMAX}	Maximum PLLE4 VCO frequency ²	1500	1500	1500	MHz
PLL_F _{VCOHRMIN}	Minimum PLLE4XP high range VCO frequency ³	1075	1075	1075	MHz
PLL_F _{VCOHRMAX}	Maximum PLLE4XP high range VCO frequency ³	1600	1600	1600	MHz
PLL_F _{VCOLRMIN}	Minimum PLLE4XP low range VCO frequency ³	537.5	537.5	537.5	MHz
PLL_F _{VCOLRMAX}	Maximum PLLE4XP low range VCO frequency ³	1075	1075	1075	MHz
PLL_T _{STATPHAOFFSET}	Static phase offset of the PLL outputs ⁴	0.12	0.12	0.12	ns
PLL_T _{OUTJITTER}	PLL output jitter.	Note 5			
PLL_T _{OUTDUTY}	PLL CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B duty-cycle precision ⁶	0.20	0.20	0.20	ns
PLL_T _{LOCKMAX}	PLL maximum lock time	100			µs
PLL_F _{OUTMAX}	PLL maximum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B	775	667	667	MHz
	PLL maximum output frequency for PLLE4 at CLKOUTPHY	2667	2400	2133	MHz
	PLL maximum output frequency for PLLE4XP at CLKOUTPHY	4262	3733	3733	MHz
PLL_F _{OUTMIN}	PLL minimum output frequency at CLKOUT0, CLKOUT0B, CLKOUT1, CLKOUT1B ⁷	5.86	5.86	5.86	MHz
	PLL minimum output frequency for PLLE4 at CLKOUTPHY	375			MHz
	PLL minimum output frequency for PLLE4XP at CLKOUTPHY	268.75			MHz
PLL_R _{STMINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	ns
PLL_F _{PFDMAX}	Maximum frequency at the phase frequency detector	667.5	667.5	667.5	MHz
PLL_F _{PFDMIN}	Minimum frequency at the phase frequency detector	70	70	70	MHz
PLL_F _{BANDWIDTH}	PLL bandwidth at typical	14	14	14	MHz

Table 44: PLL Specification (cont'd)

Symbol	Description ¹	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
PLL_F _{DPRCLK_MAX}	Maximum DRP clock frequency	250	250	250	MHz

Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the loop filter frequencies.
2. PLLE4 has one VCO range.
3. PLLE4XP has two VCO ranges which are selected using the VCO_RANGE attribute. F_{VCOHR} should be used when VCO_RANGE = High and F_{VCOLR} should be used when VCO_RANGE = Low.
4. The static offset is measured between any PLL outputs with identical phase.
5. Values for this parameter are available in the Clocking Wizard.
6. Includes global clock buffer.
7. Calculated as F_{VCO}/128 assuming output duty cycle is 50%.

Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for clock transmitter and receiver data-valid windows.

Table 45: Package Skew

Symbol	Description	Device	Package	Value	Units
PKGSKEW	Package Skew ^{1, 2}	XCSU10P	CMVA361	56	ps
			CMVA529	58	ps
			SBVB625	81	ps
		XCSU25P	CMVA361	56	ps
			CMVA529	58	ps
			SBVB625	81	ps
		XCSU35P	CMVA361	56	ps
			CMVA529	58	ps
			SBVB625	81	ps
		XCSU50P			
		XCSU55P			
		XCSU65P			
		XCSU100P			
		XCSU150P			
		XCSU200P			

Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- Package delay information is available for these device/package combinations. This information can be used to deskew the package.

GTH Transceiver Specifications

The *UltraScale Architecture and Product Data Sheet: Overview* ([DS890](#)) lists the Spartan UltraScale+ FPGAs that include the GTH transceivers.

GTH Transceiver DC Input and Output Levels

The following table summarizes the DC specifications of the GTH transceivers in Spartan UltraScale+ FPGAs. Consult the *UltraScale Architecture GTH Transceivers User Guide* ([UG576](#)) for further details.

Table 46: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV _{PPIN}	Differential peak-to-peak input voltage (external AC coupled)	>10.3125 Gb/s	150	–	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	–	1250	mV
		≤ 6.6 Gb/s	150	–	2000	mV
V _{IN}	Single-ended input voltage. Voltage measured at the pin referenced to GND	DC coupled V _{MGTAVTT} = 1.2V	–400	–	V _{MGTAVTT}	mV


Table 46: GTH Transceiver DC Specifications (cont'd)

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
V_{CMIN}	Common mode input voltage	DC coupled $V_{MGTAVTT} = 1.2V$	–	$2/3 V_{MGTAVTT}$	–	mV
D_{VPPOUT}	Differential peak-to-peak output voltage ¹	Transmitter output swing is set to 11111	800	–	–	mV
$V_{CMOUTDC}$	Common mode output voltage: DC coupled (equation based)	When remote RX is terminated to GND	$V_{MGTAVTT}/2 - D_{VPPOUT}/4$			mV
		When remote RX termination is floating	$V_{MGTAVTT} - D_{VPPOUT}/2$			mV
		When remote RX is terminated to V_{RX_TERM} ²	$V_{MGTAVTT} - \frac{D_{VPPOUT}}{4} - \left(\frac{V_{MGTAVTT} - V_{RX_TERM}}{2} \right)$			mV
$V_{CMOUTAC}$	Common mode output voltage: AC coupled (equation based)		$V_{MGTAVTT} - D_{VPPOUT}/2$			mV
R_{IN}	Differential input resistance		–	100	–	Ω
R_{OUT}	Differential output resistance		–	100	–	Ω
T_{OSKEW}	Transmitter output pair (TXP and TXN) intra-pair skew (all packages)		–	–	10	ps
C_{EXT}	Recommended external AC coupling capacitor ³		–	100	–	nF

Notes:


1. The output swing and pre-emphasis levels are programmable using the attributes discussed in the *UltraScale Architecture GTH Transceivers User Guide* (UG576), and can result in values lower than reported in this table.
2. V_{RX_TERM} is the remote RX termination voltage.
3. Other values can be used as appropriate to conform to specific protocols and standards.

Figure 1: Single-Ended Peak-to-Peak Voltage



X16653-072117

Figure 2: Differential Peak-to-Peak Voltage



X16639-072117

Table 47 and Table 48 summarize the DC specifications of the GTH transceivers input and output clocks in Spartan UltraScale+ FPGAs. Consult the *UltraScale Architecture GTH Transceivers User Guide* (UG576) for further details.

Table 47: GTH Transceiver Clock Input Level Specification

Symbol	DC Parameter	Min	Typ	Max	Units
V _{IDIFF}	Differential peak-to-peak input voltage	250	–	2000	mV
R _{IN}	Differential input resistance	–	100	–	Ω
C _{EXT}	Required external AC coupling capacitor	–	10	–	nF

Table 48: GTH Transceiver Clock Output Level Specification

Symbol	Description	Conditions	Min	Typ	Max	Units
V _{OL}	Output Low voltage for P and N	R _T = 100Ω across P and N signals	100	–	330	mV
V _{OH}	Output High voltage for P and N	R _T = 100Ω across P and N signals	500	–	700	mV
V _{DDOUT}	Differential output voltage (P–N), P = High (N–P), N = High	R _T = 100Ω across P and N signals	300	–	430	mV
V _{CMOUT}	Common mode voltage	R _T = 100Ω across P and N signals	300	–	500	mV

GTH Transceiver Switching Characteristics

Consult the *UltraScale Architecture GTH Transceivers User Guide* ([UG576](#)) for further information.

Table 49: GTH Transceiver Performance

Symbol	Description	Output Divider	Speed Grade and V _{CCINT} Operating Voltages						Units
			0.85V				0.72V		
			-2		-1		-1		
F _{GTHMAX}	GTH maximum line rate		16.375 ¹		12.5		10.3125		Gb/s
F _{GTHMIN}	GTH minimum line rate		0.5		0.5		0.5		Gb/s
			Min	Max	Min	Max	Min	Max	
F _{GTHCRANGE}	CPLL line rate range ²	1	4	12.5	4	8.5	4	8.5	Gb/s
		2	2	6.25	2	4.25	2	4.25	Gb/s
		4	1	3.125	1	2.125	1	2.125	Gb/s
		8	0.5	1.5625	0.5	1.0625	0.5	1.0625	Gb/s
		16	N/A						Gb/s
			Min	Max	Min	Max	Min	Max	
F _{GTHQRANGE1}	QPLL0 line rate range ³	1	9.8	16.375	9.8	12.5	9.8	10.3125	Gb/s
		2	4.9	8.1875	4.9	8.15	4.9	8.15	Gb/s
		4	2.45	4.0938	2.45	4.075	2.45	4.075	Gb/s
		8	1.225	2.0469	1.225	2.0375	1.225	2.0375	Gb/s
		16	0.6125	1.0234	0.6125	1.0188	0.6125	1.0188	Gb/s
			Min	Max	Min	Max	Min	Max	
F _{GTHQRANGE2}	QPLL1 line rate range ⁴	1	8.0	13.0	8.0	12.5	8.0	10.3125	Gb/s
		2	4.0	6.5	4.0	6.5	4.0	6.5	Gb/s
		4	2.0	3.25	2.0	3.25	2.0	3.25	Gb/s
		8	1.0	1.625	1.0	1.625	1.0	1.625	Gb/s
		16	0.5	0.8125	0.5	0.8125	0.5	0.8125	Gb/s

Table 49: GTH Transceiver Performance (cont'd)

Symbol	Description	Output Divider	Speed Grade and V _{CCINT} Operating Voltages						Units
			0.85V				0.72V		
			-2		-1		-1		
			Min	Max	Min	Max	Min	Max	
F _{CPLL} RANGE	CPLL frequency range		2	6.25	2	4.25	2	4.25	GHz
F _{QPLL0} RANGE	QPLL0 frequency range		9.8	16.375	9.8	16.375	9.8	16.375	GHz
F _{QPLL1} RANGE	QPLL1 frequency range		8	13	8	13	8	13	GHz

Notes:

1. GTH transceivers in the CMVA361, CMVA529, and CMVB529 packages support data rates up to 12.5 Gb/s.
2. The values listed are the rounded results of the calculated equation $(2 \times \text{CPLL_Frequency}) / \text{Output_Divider}$.
3. The values listed are the rounded results of the calculated equation $(\text{QPLL0_Frequency}) / \text{Output_Divider}$.
4. The values listed are the rounded results of the calculated equation $(\text{QPLL1_Frequency}) / \text{Output_Divider}$.

Table 50: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	All Speed Grades	Units
F _{GTHDRPCLK}	GTHDRPCLK maximum frequency	250	MHz

Table 51: GTH Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F _{GCLK}	Reference clock frequency range		60	–	820	MHz
T _{RCLK}	Reference clock rise time	20% – 80%	–	200	–	ps
T _{FCLK}	Reference clock fall time	80% – 20%	–	200	–	ps
T _{DREF}	Reference clock duty cycle	Transceiver PLL only	40	50	60	%

Table 52: GTH Transceiver Reference Clock Oscillator Selection Phase Noise Mask

Symbol	Description	Offset Frequency	Min	Typ	Max	Units
QPLL _{REFCLK} MASK ^{1,2}	QPLL0/QPLL1 reference clock select phase noise mask at REFCLK frequency = 312.5 MHz	10 kHz	–	–	–105	dBc/Hz
		100 kHz	–	–	–124	
		1 MHz	–	–	–130	
CPLL _{REFCLK} MASK ^{1,2}	CPLL reference clock select phase noise mask at REFCLK frequency = 312.5 MHz	10 kHz	–	–	–105	dBc/Hz
		100 kHz	–	–	–124	
		1 MHz	–	–	–130	
		50 MHz	–	–	–140	

Notes:

1. For reference clock frequencies other than 312.5 MHz, adjust the phase-noise mask values by $20 \times \log(N/312.5)$ where N is the new reference clock frequency in MHz.
2. This reference clock phase-noise mask is superseded by any reference clock phase-noise mask that is specified in a supported protocol, e.g., PCIe.

Table 53: GTH Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T _{LOCK}	Initial PLL lock		–	–	1	ms
T _{DLOCK}	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE)	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	–	50,000	37 x 10 ⁶	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled		–	50,000	2.3 x 10 ⁶	UI

Table 54: GTH Transceiver User Clock Switching Characteristics

Symbol	Description ¹	Data Width Conditions (Bit)		Speed Grade and V _{CCINT} Operating Voltages			Units
		Internal Logic	Interconnect Logic	0.85V		0.72V	
				-2 ²	-1 ^{3, 4}	-1 ⁴	
F _{TXOUTPMA}	TXOUTCLK maximum frequency sourced from OUTCLKPMA			511.719	390.625	322.266	MHz
F _{RXOUTPMA}	RXOUTCLK maximum frequency sourced from OUTCLKPMA			511.719	390.625	322.266	MHz
F _{TXOUTPROGDIV}	TXOUTCLK maximum frequency sourced from TXPROGDIVCLK			511.719	511.719	511.719	MHz
F _{RXOUTPROGDIV}	RXOUTCLK maximum frequency sourced from RXPROGDIVCLK			511.719	511.719	511.719	MHz
F _{TXIN}	TXUSRCLK ⁵ maximum frequency	16	16, 32	511.719	390.625	322.266	MHz
		32	32, 64	511.719	390.625	322.266	MHz
		20	20, 40	409.375	312.500	257.813	MHz
		40	40, 80	409.375	312.500	257.813	MHz
F _{RXIN}	RXUSRCLK ⁵ maximum frequency	16	16, 32	511.719	390.625	322.266	MHz
		32	32, 64	511.719	390.625	322.266	MHz
		20	20, 40	409.375	312.500	257.813	MHz
		40	40, 80	409.375	312.500	257.813	MHz
F _{TXIN2}	TXUSRCLK2 ⁵ maximum frequency	16	16	511.719	390.625	322.266	MHz
		16	32	255.859	195.313	161.133	MHz
		32	32	511.719	390.625	322.266	MHz
		32	64	255.859	195.313	161.133	MHz
		20	20	409.375	312.500	257.813	MHz
		20	40	204.688	156.250	128.906	MHz
		40	40	409.375	312.500	257.813	MHz
		40	80	204.688	156.250	128.906	MHz

Table 54: GTH Transceiver User Clock Switching Characteristics (cont'd)

Symbol	Description ¹	Data Width Conditions (Bit)		Speed Grade and V _{CCINT} Operating Voltages			Units
				0.85V		0.72V	
		Internal Logic	Interconnect Logic	-2 ²	-1 ^{3, 4}	-1 ⁴	
F _{RXIN2}	RXUSRCLK2 ⁵ maximum frequency	16	16	511.719	390.625	322.266	MHz
		16	32	255.859	195.313	161.133	MHz
		32	32	511.719	390.625	322.266	MHz
		32	64	255.859	195.313	161.133	MHz
		20	20	409.375	312.500	257.813	MHz
		20	40	204.688	156.250	128.906	MHz
		40	40	409.375	312.500	257.813	MHz
		40	80	204.688	156.250	128.906	MHz

Notes:

- Clocking must be implemented as described in *UltraScale Architecture GTH Transceivers User Guide (UG576)*.
- For speed grades -2E and -2I, a 16-bit and 20-bit internal data path can only be used for line rates less than 8.1875 Gb/s.
- For speed grades -1E, -1I, and -1Q, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s.
- For speed grade -1LI, a 16-bit and 20-bit internal data path can only be used for line rates less than 6.25 Gb/s when V_{CCINT} = 0.85V or 5.15625 Gb/s when V_{CCINT} = 0.72V.
- When the gearbox is used, these maximums refer to the XCLK. For more information, see the *UltraScale Architecture GTH Transceivers User Guide (UG576)*.

Table 55: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTHTX}	Serial data rate range		0.500	–	F _{GTHMAX}	Gb/s
T _{RTX}	TX rise time	20%–80%	–	21	–	ps
T _{FTX}	TX fall time	80%–20%	–	21	–	ps
T _{LLSKEW}	TX lane-to-lane skew ¹		–	–	500.00	ps
T _{J16.375}	Total jitter ^{2, 4}	16.375 Gb/s	–	–	0.28	UI
D _{J16.375}	Deterministic jitter ^{2, 4}		–	–	0.17	UI
T _{J15.0}	Total jitter ^{2, 4}	15.0 Gb/s	–	–	0.28	UI
D _{J15.0}	Deterministic jitter ^{2, 4}		–	–	0.17	UI
T _{J14.1}	Total jitter ^{2, 4}	14.1 Gb/s	–	–	0.28	UI
D _{J14.1}	Deterministic jitter ^{2, 4}		–	–	0.17	UI
T _{J14.1}	Total jitter ^{2, 4}	14.025 Gb/s	–	–	0.28	UI
D _{J14.1}	Deterministic jitter ^{2, 4}		–	–	0.17	UI
T _{J13.1}	Total jitter ^{2, 4}	13.1 Gb/s	–	–	0.28	UI
D _{J13.1}	Deterministic jitter ^{2, 4}		–	–	0.17	UI
T _{J12.5_QPLL}	Total jitter ^{2, 4}	12.5 Gb/s	–	–	0.28	UI
D _{J12.5_QPLL}	Deterministic jitter ^{2, 4}		–	–	0.17	UI
T _{J12.5_CPLL}	Total jitter ^{3, 4}	12.5 Gb/s	–	–	0.33	UI
D _{J12.5_CPLL}	Deterministic jitter ^{3, 4}		–	–	0.17	UI
T _{J11.3_QPLL}	Total jitter ^{2, 4}	11.3 Gb/s	–	–	0.28	UI
D _{J11.3_QPLL}	Deterministic jitter ^{2, 4}		–	–	0.17	UI

Table 55: GTH Transceiver Transmitter Switching Characteristics (cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T _{J10.3125_QPLL}	Total jitter ^{2, 4}	10.3125 Gb/s	-	-	0.28	UI
D _{J10.3125_QPLL}	Deterministic jitter ^{2, 4}		-	-	0.17	UI
T _{J10.3125_CPLL}	Total jitter ^{3, 4}	10.3125 Gb/s	-	-	0.33	UI
D _{J10.3125_CPLL}	Deterministic jitter ^{3, 4}		-	-	0.17	UI
T _{J9.953_QPLL}	Total jitter ^{2, 4}	9.953 Gb/s	-	-	0.28	UI
D _{J9.953_QPLL}	Deterministic jitter ^{2, 4}		-	-	0.17	UI
T _{J9.953_CPLL}	Total jitter ^{3, 4}	9.953 Gb/s	-	-	0.33	UI
D _{J9.953_CPLL}	Deterministic jitter ^{3, 4}		-	-	0.17	UI
T _{J8.0}	Total jitter ^{3, 4}	8.0 Gb/s	-	-	0.32	UI
D _{J8.0}	Deterministic jitter ^{3, 4}		-	-	0.17	UI
T _{J6.6}	Total jitter ^{3, 4}	6.6 Gb/s	-	-	0.30	UI
D _{J6.6}	Deterministic jitter ^{3, 4}		-	-	0.15	UI
T _{J5.0}	Total jitter ^{3, 4}	5.0 Gb/s	-	-	0.30	UI
D _{J5.0}	Deterministic jitter ^{3, 4}		-	-	0.15	UI
T _{J4.25}	Total jitter ^{3, 4}	4.25 Gb/s	-	-	0.30	UI
D _{J4.25}	Deterministic jitter ^{3, 4}		-	-	0.15	UI
T _{J4.0}	Total jitter ^{3, 4}	4.0 Gb/s	-	-	0.32	UI
D _{J4.0}	Deterministic jitter ^{3, 4}		-	-	0.16	UI
T _{J3.20}	Total jitter ^{3, 4}	3.20 Gb/s ⁵	-	-	0.20	UI
D _{J3.20}	Deterministic jitter ^{3, 4}		-	-	0.10	UI
T _{J2.5}	Total jitter ^{3, 4}	2.5 Gb/s ⁶	-	-	0.20	UI
D _{J2.5}	Deterministic jitter ^{3, 4}		-	-	0.10	UI
T _{J1.25}	Total jitter ^{3, 4}	1.25 Gb/s ⁷	-	-	0.15	UI
D _{J1.25}	Deterministic jitter ^{3, 4}		-	-	0.06	UI
T _{J500}	Total jitter ^{3, 4}	500 Mb/s ⁸	-	-	0.10	UI
D _{J500}	Deterministic jitter ^{3, 4}		-	-	0.03	UI

Notes:

- Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTH Quad) at the maximum line rate.
- Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 10⁻¹².
- CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.
- CPLL frequency at 2.0 GHz and TXOUT_DIV = 8.

Table 56: GTH Transceiver Receiver Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F _{GTHRX}	Serial data rate		0.500	-	F _{GTHMAX}	Gb/s
R _{XSSST}	Receiver spread-spectrum tracking ¹	Modulated at 33 kHz	-5000	-	0	ppm
R _{XRL}	Run length (CID)		-	-	256	UI

Table 56: GTH Transceiver Receiver Switching Characteristics (cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
R _{XPPMTOL}	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	−1250	−	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	−700	−	700	ppm
		Bit rates > 8.0 Gb/s	−200	−	200	ppm
SJ Jitter Tolerance ²						
J _{T_SJ16.375}	Sinusoidal jitter (QPLL) ³	16.375 Gb/s	0.30	−	−	UI
J _{T_SJ15.0}	Sinusoidal jitter (QPLL) ³	15.0 Gb/s	0.30	−	−	UI
J _{T_SJ14.1}	Sinusoidal jitter (QPLL) ³	14.1 Gb/s	0.30	−	−	UI
J _{T_SJ13.1}	Sinusoidal jitter (QPLL) ³	13.1 Gb/s	0.30	−	−	UI
J _{T_SJ12.5}	Sinusoidal jitter (QPLL) ³	12.5 Gb/s	0.30	−	−	UI
J _{T_SJ11.3}	Sinusoidal jitter (QPLL) ³	11.3 Gb/s	0.30	−	−	UI
J _{T_SJ10.32_QPLL}	Sinusoidal jitter (QPLL) ³	10.32 Gb/s	0.30	−	−	UI
J _{T_SJ10.32_CPLL}	Sinusoidal jitter (CPLL) ³	10.32 Gb/s	0.30	−	−	UI
J _{T_SJ9.953_QPLL}	Sinusoidal jitter (QPLL) ³	9.953 Gb/s	0.30	−	−	UI
J _{T_SJ9.953_CPLL}	Sinusoidal jitter (CPLL) ³	9.953 Gb/s	0.30	−	−	UI
J _{T_SJ8.0}	Sinusoidal jitter (QPLL) ³	8.0 Gb/s	0.42	−	−	UI
J _{T_SJ6.6_CPLL}	Sinusoidal jitter (CPLL) ³	6.6 Gb/s	0.44	−	−	UI
J _{T_SJ5.0}	Sinusoidal jitter (CPLL) ³	5.0 Gb/s	0.44	−	−	UI
J _{T_SJ4.25}	Sinusoidal jitter (CPLL) ³	4.25 Gb/s	0.44	−	−	UI
J _{T_SJ3.2}	Sinusoidal jitter (CPLL) ³	3.2 Gb/s ⁴	0.45	−	−	UI
J _{T_SJ2.5}	Sinusoidal jitter (CPLL) ³	2.5 Gb/s ⁵	0.30	−	−	UI
J _{T_SJ1.25}	Sinusoidal jitter (CPLL) ³	1.25 Gb/s ⁶	0.30	−	−	UI
J _{T_SJ500}	Sinusoidal jitter (CPLL) ³	500 Mb/s ⁷	0.30	−	−	UI
SJ Jitter Tolerance with Stressed Eye ²						
J _{T_TJSE3.2}	Total jitter with stressed eye ⁸	3.2 Gb/s	0.70	−	−	UI
J _{T_TJSE6.6}		6.6 Gb/s	0.70	−	−	UI
J _{T_SJSE3.2}	Sinusoidal jitter with stressed eye ⁸	3.2 Gb/s	0.10	−	−	UI
J _{T_SJSE6.6}		6.6 Gb/s	0.10	−	−	UI

Notes:

- Using RXOUT_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 10⁻¹².
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT_DIV = 4.
- CPLL frequency at 2.0 GHz and RXOUT_DIV = 8.
- Composite jitter with RX equalizer enabled. DFE disabled.

GTH Transceiver Electrical Compliance

The *UltraScale Architecture GTH Transceivers User Guide* ([UG576](#)) contains recommended use modes that ensure compliance for the protocols listed in the following table. The transceiver wizard provides the recommended settings for those use cases and for protocol specific characteristics.

Table 57: GTH Transceiver Protocol List

Protocol	Specification	Serial Rate (Gb/s)	Electrical Compliance
CAUI-10	IEEE 802.3-2012	10.3125	Compliant
nPPI	IEEE 802.3-2012	10.3125	Compliant
10GBASE-KR ¹	IEEE 802.3-2012	10.3125	Compliant
40GBASE-KR	IEEE 802.3-2012	10.3125	Compliant
SFP+	SFF-8431 (SR and LR)	9.95328–11.10	Compliant
XFP	INF-8077i, revision 4.5	10.3125	Compliant
RXAUI	CEI-6G-SR	6.25	Compliant
XAUI	IEEE 802.3-2012	3.125	Compliant
1000BASE-X	IEEE 802.3-2012	1.25	Compliant
5.0G Ethernet	IEEE 802.3bx (PAR)	5	Compliant
2.5G Ethernet	IEEE 802.3bx (PAR)	2.5	Compliant
HiGig, HiGig+, HiGig2	IEEE 802.3-2012	3.74, 6.6	Compliant
OTU2	ITU G.8251	10.709225	Compliant
OTU4 (OTL4.10)	OIF-CEI-11G-SR	11.180997	Compliant
OC-3/12/48/192	GR-253-CORE	0.1555–9.956	Compliant
TFI-5	OIF-TFI5-0.1.0	2.488	Compliant
Interlaken	OIF-CEI-6G, OIF-CEI-11G-SR	4.25–12.5	Compliant
PCIe Gen1, 2, 3, 4	PCI Express base 4.0	2.5, 5.0, 8.0, and 16.0	Compliant
SDI ²	SMPTE 424M-2006	0.27–2.97	Compliant
UHD-SDI ²	SMPTE ST-2081 6G, SMPTE ST-2082 12G	6 and 12	Compliant
Hybrid memory cube (HMC)	HMC-15G-SR	10, 12.5, and 15.0	Compliant
MoSys Bandwidth Engine	CEI-11-SR and CEI-11-SR (overclocked)	10.3125, 15.5	Compliant
CPRI	CPRI_v_6_1_2014-07-01	0.6144–12.165	Compliant
HDMI ²	HDMI 2.0	All	Compliant
Passive optical network (PON)	10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON	0.155–10.3125	Compliant
JESD204a/b	OIF-CEI-6G, OIF-CEI-11G	3.125–12.5	Compliant
Serial RapidIO	RapidIO specification 3.1	1.25–10.3125	Compliant
DisplayPort ²	DP 1.2B CTS	1.62–5.4	Compliant
Fibre channel	FC-PH-4	1.0625–14.025	Compliant
SATA Gen1, 2, 3	Serial ATA revision 3.0 specification	1.5, 3.0, and 6.0	Compliant
SAS Gen1, 2, 3	T10/BSR INCITS 519	3.0, 6.0, and 12.0	Compliant
SFI-5	OIF-SFI5-01.0	0.625–12.5	Compliant
Aurora	CEI-6G, CEI-11G-LR	up to 11.180997	Compliant

Notes:

1. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification.
2. This protocol requires external circuitry to achieve compliance.

Integrated Interface Block for PCI Express Designs

More information and documentation on solutions for PCI Express® designs can be found at [PCI Express](#). The *UltraScale Architecture and Product Data Sheet: Overview* (DS890) lists how many PCIE4CE blocks are in each Spartan UltraScale+ FPGA. For supported modes, link widths, and link speeds, see the *UltraScale+ Devices Integrated Block for PCI Express LogiCORE IP Product Guide* (PG213).

Table 58: Maximum Performance for PCIE4CE-based PCI Express Designs

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
F _{PIPECLK}	Pipe clock maximum frequency	250.00	250.00	250.00	MHz
F _{CORECLK}	Core clock maximum frequency	500.00	500.00	250.00	MHz
F _{DRPCLK}	DRP clock maximum frequency	250.00	250.00	250.00	MHz
F _{MCAPCLK}	MCAP clock maximum frequency	125.00	125.00	125.00	MHz

System Monitor Specifications

Table 59: System Monitor Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
V _{CCADC} = 1.8V ±3%, V _{REFP} = 1.25V, V _{REFN} = 0V, ADCCLK = 5.2 MHz, T _j = -40°C to 100°C, typical values at T _j = 40°C						
ADC Accuracy ¹						
Resolution			10	-	-	Bits
Integral nonlinearity ²	INL		-	-	±1.5	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic	-	-	±1	LSBs
Offset error		Offset calibration enabled	-	-	±2	LSBs
Gain error			-	-	±0.4	%
Sample rate			-	-	0.2	MS/s
RMS code noise		External 1.25V reference	-	-	1	LSBs
		On-chip reference	-	1	-	LSBs
ADC Accuracy at Extended Temperatures						
Resolution		T _j = -55°C to 125°C	10	-	-	Bits
Integral nonlinearity ²	INL	T _j = -55°C to 125°C	-	-	±1.5	LSBs
Differential nonlinearity	DNL	No missing codes, guaranteed monotonic T _j = -55°C to 125°C	-	-	±1	
Analog Inputs ²						
ADC input ranges		Unipolar operation	0	-	1	V
		Bipolar operation	-0.5	-	+0.5	V
		Unipolar common mode range (FS input)	0	-	+0.5	V
		Bipolar common mode range (FS input)	+0.5	-	+0.6	V
Maximum external channel input ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	-	V _{CCADC}	V

Table 59: System Monitor Specifications (cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
On-Chip Sensor Accuracy						
Temperature sensor error ^{1, 3}		$T_j = -55^{\circ}\text{C}$ to 125°C (with external REF)	–	–	± 3	$^{\circ}\text{C}$
		$T_j = -55^{\circ}\text{C}$ to 110°C (with internal REF)	–	–	± 3.5	$^{\circ}\text{C}$
		$T_j = 110^{\circ}\text{C}$ to 125°C (with internal REF)	–	–	± 5	$^{\circ}\text{C}$
Supply sensor error ⁴		Supply voltages 0.72V to 1.2V, $T_j = -40^{\circ}\text{C}$ to 100°C (with external REF)	–	–	± 0.5	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^{\circ}\text{C}$ to 125°C (with external REF)	–	–	± 1.0	%
		All other supply voltages, $T_j = -40^{\circ}\text{C}$ to 100°C (with external REF)	–	–	± 1.0	%
		All other supply voltages, $T_j = -55^{\circ}\text{C}$ to 125°C (with external REF)	–	–	± 2.0	%
		Supply voltages 0.72V to 1.2V, $T_j = -40^{\circ}\text{C}$ to 100°C (with internal REF)	–	–	± 1.0	%
		Supply voltages 0.72V to 1.2V, $T_j = -55^{\circ}\text{C}$ to 125°C (with internal REF)	–	–	± 2.0	%
		All other supply voltages, $T_j = -40^{\circ}\text{C}$ to 100°C (with internal REF)	–	–	± 1.5	%
		All other supply voltages, $T_j = -55^{\circ}\text{C}$ to 125°C (with internal REF)	–	–	± 2.5	%
Conversion Rate⁵						
Conversion time—continuous	t_{CONV}	Number of ADCCLK cycles	26	–	32	Cycles
Conversion time—event	t_{CONV}	Number of ADCCLK cycles	–	–	21	Cycles
DRP clock frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC clock frequency	ADCCLK	Derived from DCLK	1	–	5.2	MHz
DCLK duty cycle			40	–	60	%
SYSMON Reference⁶						
External reference	V_{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	V
On-chip reference		Ground V_{REFP} pin to AGND, $T_j = -40^{\circ}\text{C}$ to 100°C	1.2375	1.25	1.2625	V
		Ground V_{REFP} pin to AGND, $T_j = -55^{\circ}\text{C}$ to 125°C	1.225	1.25	1.275	V

Notes:

1. ADC offset errors are removed by enabling the ADC automatic offset calibration feature. The values are specified for when this feature is enabled.
2. See the Analog Input section in the *UltraScale Architecture System Monitor User Guide* (UG580).
3. When reading temperature values directly from the PMBus interface, the SYSMON has a $+4^{\circ}\text{C}$ offset due to the transfer function used by the PMBus application. For example, the external REF temperature sensor error's range of $\pm 3^{\circ}\text{C}$ becomes $+1^{\circ}\text{C}$ to $+7^{\circ}\text{C}$ when the temperature is read through the PMBus interface.
4. Supply sensor offset and gain errors are removed by enabling the automatic offset and gain calibration feature. The values are specified for when this feature is enabled.
5. See the Adjusting the Acquisition Settling Time section in the *UltraScale Architecture System Monitor User Guide* (UG580).
6. Any variation in the reference voltage from the nominal $V_{\text{REFP}} = 1.25\text{V}$ and $V_{\text{REFN}} = 0\text{V}$ will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by $\pm 4\%$ is permitted.

SYSMON I2C/PMBus Interfaces

Table 60: SYSMON I2C Fast Mode Interface Switching Characteristics

Symbol	Description ¹	Min	Max	Units
T _{SMFCKL}	SCL Low time	1.3	–	μs
T _{SMFCKH}	SCL High time	0.6	–	μs
T _{SMFCKO}	SDAO clock-to-out delay	–	900	ns
T _{SMFDCK}	SDAI setup time	100	–	ns
F _{SMCLK}	SCL clock frequency	–	400	kHz

Notes:

- The test conditions are configured to the LVCMOS 1.8V I/O standard.

Table 61: SYSMON I2C Standard Mode Interface Switching Characteristics

Symbol	Description ¹	Min	Max	Units
T _{SMCKL}	SCL Low time	4.7	–	μs
T _{SMCKH}	SCL High time	4.0	–	μs
T _{SMCKO}	SDAO clock-to-out delay	–	3450	ns
T _{SMCDCK}	SDAI setup time	250	–	ns
F _{SMCLK}	SCL clock frequency	–	100	kHz

Notes:

- The test conditions are configured to the LVCMOS 1.8V I/O standard.

Configuration Switching Characteristics

Table 62: Configuration Switching Characteristics

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
Power-up Timing Characteristics					
T _{PL}	Program latency time from PROGRAM_B High to INIT_B High-Z	6	6	6	ms, Max
T _{POR} ^{1, 2}	Power-on reset time from start of power-up ramp to INIT_B High-Z (40 ms maximum ramp rate)	65	65	65	ms, Max
		0	0	0	ms, Min
	Power-on reset time from start of power-up ramp to INIT_B High-Z with POR override (2 ms maximum ramp rate)	15	15	15	ms, Max
		5	5	5	ms, Min
T _{PROGRAM}	PROGRAM_B Low pulse width	250	250	250	ns, Min
OSC Core and IRO Clock Switching					
F _{OSC_CORE_CLK} ³	Internal clock source core configuration frequency	510	510	510	MHz, Typ
	Internal clock source core configuration tolerance	±15	±15	±15	%, Max
F _{CCU_IRO_CLK} ^{3, 4}	Internal configuration control unit clock maximum frequency	170	170	127.5	MHz, Typ
F _{PMC_IRO_CLK} ^{3, 5}	Internal PMC control clock maximum frequency	255	255	255	MHz, Typ
AXI32 Clock Switching					
F _{AXI_CLK}	PL AXI32 clock (AXICLK) to PMC	200	200	200	MHz, Max
CCLK Output (Master Configuration Modes)					
T _{MCKDC}	Master CCLK clock duty cycle	45/55	45/55	45/55	%, Min/Max
F _{MCK}	Master SPI (x1/x2/x4) CCLK frequency	166	166	125	MHz, Max
	Master OSPI (x8) SDR CCLK frequency	125	125	125	
	Master OSPI (x8) DDR CCLK frequency	125	125	125	
F _{MCK_START}	Master CCLK frequency at start of configuration	21	21	21	MHz, Typ
F _{MCKTOL}	Frequency tolerance, master mode with respect to nominal CCLK	±15	±15	±15	%, Max
CCLK Input (Slave Configuration Modes)					
T _{SCCKL}	Slave CCLK clock minimum Low time	2.5	2.5	2.5	ns, Min
T _{SCCKH}	Slave CCLK clock minimum High time	2.5	2.5	2.5	ns, Min
F _{SCCK}	Slave serial CCLK frequency for write	200	200	200	MHz, Max
	Slave serial daisy chain CCLK frequency for write	50	50	50	
	Slave SelectMAP CCLK frequency for write	200	200	200	
EMCCLK Input (Master Configuration Modes)					
T _{EMCKDC}	External master CCLK duty cycle	45/55	45/55	45/55	%, Min/Max

Table 62: Configuration Switching Characteristics (cont'd)

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
F _{EMCCK}	External master configuration clock (EMCCLK) frequency with master SPI (x1/x2/x4)	166	166	125	MHz, Max
	External master configuration clock (EMCCLK) frequency with master OSPI (x1/x8)	125	125	125	
Internal Configuration Access Port					
F _{ICAPCK}	Internal configuration access port (ICAPE3)	200	200	150	MHz, Max
Slave Serial Mode Programming Switching					
T _{DCCK} /T _{CCKD}	D _{IN} setup/hold from CCLK rising edge	3.0/0	3.0/0	4.0/0	ns, Min
T _{CCO}	CCLK falling edge to D _{OUT}	8.0	8.0	8.0	ns, Max
T _{SCSCLK} /SCLKCS	Serial chip select (CS _B) setup and hold to CCLK rising edge	4.0/0.0	4.0/0.0	4.5/0.0	ns, Min
C _{READYCS}	READY deassertion to chip select deassertion	24	24	24	clock cycles, Max
Slave SelectMAP Mode Programming Switching					
T _{SMAPDCLK} /SMAPCLKD	SelectMAP data (D[31:00]) setup and hold to CCLK rising edge	4.0/0.0	4.0/0.0	4.5/0.0	ns, Min
T _{SMAPCSCLK} /SMAPCLKCS	SelectMAP chip select (CSI _B) setup and hold to CCLK rising edge	4.0/0.0	4.0/0.0	4.5/0.0	ns, Min
T _{SMAPRWCLK} /SMAPCLKRW	SelectMAP read write (RDWR _B) setup and hold to CCLK rising edge	9.0/0.0	9.0/0.0	10.0/0.0	ns, Min
T _{SMAPCLKO}	SelectMAP CCLK rising edge to data output	8	8	8	ns, Max
C _{SMAPBUSYCS}	SelectMAP BUSY assertion to CSI _B deassertion	24	24	24	clock cycles, Max
Boundary-Scan Port Timing Specifications					
T _{TAPTCK} /T _{TCKTAP}	TMS and TDI setup/hold to/from TCK rising edge	3.0/2.0	3.0/2.0	4.0/2.0	ns, Min
T _{TCKTDO}	TCK falling edge to TDO output	7	7	8	ns, Max
F _{TCK}	TCK frequency	66	66	50	MHz, Max
eFUSE Clock Switching					
F _{EFUSE_CLK}	Internal EFUSE_CLK frequency for programming source from DNA_PORTE2.CLK, FUSE_CLK, or EMCCLK	25/200	25/200	25/200	MHz, Min/Max
F _{EFUSE_CLKTOL}	Internal EFUSE_CLK frequency tolerance for programming source from DNA_PORTE2.CLK, FUSE_CLK, or EMCCLK	±5	±5	±5	%, Max
DNA_PORTE2 Switching					
F _{DNACK}	DNA_PORTE2 CLK frequency	200	200	175	MHz, Max
STARTUPE3 Ports					
T _{USRCCKLO}	STARTUPE3 USRCCKLO input port to CCLK pin output delay	0.25/6.50	0.25/7.50	0.25/9.00	ns, Min/Max
T _{DO}	DO[3:0] ports to D03-D00 pins output delay	0.25/7.70	0.25/8.40	0.25/10.00	ns, Min/Max
T _{DTS}	DTS[3:0] ports to D03-D00 pins 3-state delays	0.25/7.70	0.25/8.40	0.25/10.00	ns, Min/Max
T _{FCSBO}	FCSBO port to FCS _B pin output delay	0.25/7.50	0.25/8.40	0.25/9.80	ns, Min/Max
T _{FCSBTS}	FCSBTS port to FCS _B pin 3-state delay	0.25/7.50	0.25/8.40	0.25/9.80	ns, Min/Max
T _{USRDONEO}	USRDONEO port to DONE pin output delay	0.25/9.40	0.25/10.50	0.25/12.10	ns, Min/Max
T _{USRDONETS}	USRDONETS port to DONE pin 3-state delay	0.25/9.40	0.25/10.50	0.25/12.10	ns, Min/Max

Table 62: Configuration Switching Characteristics (cont'd)

Symbol	Description	Speed Grade and V _{CCINT} Operating Voltages			Units
		0.85V		0.72V	
		-2	-1	-1	
T _{DI}	D03-D00 pins to DI[3:0] ports input delay	0.5/3.1	0.5/3.5	0.5/4.0	ns, Min/Max
F _{CFG MCLK}	STARTUPE3 CFG MCLK output frequency	50	50	50	MHz, Typ
F _{CFG MCLKTOL}	STARTUPE3 CFG MCLK output frequency tolerance	±15	±15	±15	%, Max
T _{DCL MATCH}	Specifies a stall in the start-up cycle until the digitally controlled impedance (DCI) match signals are asserted for SU10P, SU15P, and SU35P devices	4	4	4	ms, Max

Notes:

1. The T_{POR} specification begins when the last of the monitored supplies (V_{CCINT}, V_{CCBRAM}, V_{CCAUX}, V_{CCO₀}) reaches 95% of its recommended operating condition voltage.
2. The T_{POR} time is determined by the POR_OVERRIDE input pin which must be tied to V_{CCINT} or GND. The POR_OVERRIDE pin can be tied to V_{CCINT} for POR override only when the monitored supplies ramp within the specified 2 ms maximum ramp rate. Otherwise, POR_OVERRIDE must be tied to GND.
3. The internal clock source core configuration tolerance applies to F_{OSC_CORE_CLK}, F_{CCU_IRO_CLK}, and F_{PMC_IRO_CLK}.
4. The maximum F_{CCU_IRO_CLK} test condition is with the minimum supported CCU_IRO_CLK_CTRL.DIVISOR = 3 setting.
5. The maximum F_{PMC_MAIN_IRO_CLK} test condition is with the minimum supported PMC_MAIN_IRO_CLK_CTRL.DIVISOR = 2 setting.

Table 63: Master SPI Mode Programming Switching

Symbol	Description ^{1, 2}	Min	Max	Units
SPI clock frequency operating at ≥ 51 MHz				
F _{QSPI_CLK}	CCLK frequency	51	166	MHz
T _{SPIVW}	Input valid data window	0.4	–	UI
T _{QSPIDVC}	Output data valid before CCLK rising edge	2.1	–	ns
T _{QSPICDX}	Output data valid after CCLK rising edge	2.1	–	ns
T _{QSPICSLK}	Chip select asserted to next CCLK rising edge	5	–	ns
T _{QSPICLKCS}	CCLK rising edge to chip select deasserted	5	–	ns
SPI clock frequency operating at < 51 MHz				
F _{QSPI_CLK}	CCLK frequency	17	50	MHz
T _{QSPIDCK}	Setup time to CCLK rising edge, all inputs	0	–	ns
T _{QSPICKD}	Hold time from CCLK rising edge, all inputs	6	–	ns
T _{QSPIDVC}	Output data valid before CCLK rising edge	6	–	ns
T _{QSPICDX}	Output data valid after CCLK rising edge	6	–	ns
T _{QSPICSLK}	Chip select asserted to next CCLK rising edge	5	–	ns
T _{QSPICLKCS}	CCLK rising edge to chip select deasserted	5	–	ns

Notes:

1. The test conditions are configured for the Master SPI configuration mode 4-bit interface with a 12 mA drive strength, fast slew rate, and load conditions (15 pF/30 pF for an SPI 4-bit interface clock frequency up to 100 MHz and 15 pF for clock frequency >100 MHz), tested at 1.8V.
2. 30 pF loads are for QSPI dual-stacked.

Table 64: Master Octal-SPI Mode Programming Switching

Symbol	Description ¹	Min	Max	Units
Octal-SPI clock frequency operating at DDR > 51 MHz				
F _{OSPI_CLK}	CCLK frequency	51	125	MHz
T _{OSPIIVW}	Input valid window within the DQS pulse	0.5	–	UI
T _{OSPIDVC}	Output data valid before CCLK edge	0.8	–	ns
T _{OSPICDX}	Output data valid after CCLK edge	0.8	–	ns
T _{OSPICSLK}	Chip select asserted to next CCLK rising edge	5	–	ns
T _{OSPICLKCS}	CCLK rising edge to chip select deasserted	5	–	ns
Octal-SPI clock frequency operating at SDR > 51 MHz				
F _{OSPI_CLK}	CCLK frequency	51	125	MHz
T _{OSPIIVW}	Input valid data window	0.4	–	UI
T _{OSPIDVC}	Output data valid before CCLK rising edge	2.1	–	ns
T _{OSPICDX}	Output data valid after CCLK rising edge	2.1	–	ns
T _{OSPICSLK}	Chip select asserted to next CCLK rising edge	5	–	ns
T _{OSPICLKCS}	CCLK rising edge to chip select deasserted	5	–	ns
Octal-SPI clock frequency operating at SDR < 51 MHz				
F _{OSPI_CLK}	CCLK frequency	17	50	MHz
T _{OSPIDCK}	Setup time to CCLK rising edge, all data inputs	0	–	ns
T _{OSPIDKD}	Hold time from CCLK rising edge, all data inputs	6	–	ns
T _{OSPIDVC}	Output data valid before CCLK rising edge	6	–	ns
T _{OSPICDX}	Output data valid after CCLK rising edge	6	–	ns
T _{OSPICSLK}	Chip select asserted to next CCLK rising edge	5	–	ns
T _{OSPICLKCS}	CCLK rising edge to chip select deasserted	5	–	ns

Notes:

- The test conditions are configured for the Octal-SPI interface with a 12 mA drive strength, fast slew rate, and 12 pF load. The maximum Octal-SPI device clock frequency under different load conditions are 150 MHz for a 20 pF load and 100 MHz for a 40 pF load.

Revision History

The following table shows the revision history for this document.

Section	Revision Summary
06/13/2025 Version 1.1	
Table 3: DC Characteristics Over Recommended Operating Conditions	- Added minimum and maximum values for V_{REF}. - Added minimum, typical, and maximum values for R in XP5IO I/O banks.
Table 6: VIN Maximum Allowed AC Voltage Overshoot and Undershoot for XP5IO I/O Banks	Populated table.
Table 7: Typical Quiescent Supply Current	Added quiescent supply currents for XCSU10P, XCSU25P, and XCSU35P.
Table 8: Power-on Current by Device	Updated I _{CCINTMIN} for XCSU10P, XCSU25P, and XCSU35P to 560 mA.
Table 14: DC Input Levels for Single-ended POD10, POD12, LVSTL_11, and LVSTL06_12 I/O Standards for XP5IO I/O Banks and Table 22: DC Output Levels for Single-ended and Differential POD10, POD12, LVSTL_11, and LVSTL06_12 Standards for XP5IO I/O Banks	Populated entries for LVSTL06_12 and LVSTL11 standards.

Section	Revision Summary
Table 20: DC Input Levels for Differential POD10, POD12, LVSTL_11, and LVSTL06_12 I/O Standards for XP5IO I/O Banks	Populated entries for DIFF_LVSTL06_12 and DIFF_LVSTL11 standards.
Table 24: Definitions for DC Output Levels for Single-ended and Differential POD10, POD12, LVSTL_11, and LVSTL06_12 Standards for XP5IO I/O Banks	Populated table.
Table 28: Speed Specification Version By Device	Updated to Vivado Design Suite 2025.1.
Table 29: Speed Grade Designations by Device	Moved XCSU10P, XCSU25P, and XCSU35P to production.
FPGA Logic Performance Characteristics	- Removed XP5IO and LVDS from introductory paragraphs. - In Table 31, updated table title and replaced LVDS RX DDR and LVDS RX SDR with TX DDR, TX SDR, RX DDR, and RX SDR. - Added Table 33: Native Mode Performance. - Revised Table 32: XP5PHY I/O Performance.
Table 38: Block RAM and FIFO Switching Characteristics	- Populated values for maximum frequency parameters. - Updated block RAM and FIFO clock-to-out delays.
Table 40: Input/Output Delay Switching Characteristics	Revised table.
Table 44: PLL Specification	Added subrows for PLLE4XP to PLL_FOUTMAX and PLL_FOUTMIN.
Table 62: Configuration Switching Characteristics	- Updated description of T_{PL} and updated value to 6 ms for all speed grades. - Updated $F_{CCU_IRO_CLK}$ for -1 (0.72V) to 127.5 MHz. - Updated description and units of $F_{CCU_IRO_CLK}$ and $F_{PMC_IRO_CLK}$. - Updated F_{MCCK} for master OSPI (x8) SDR CCLK frequency for -2 and -1 at 0.85V to 125 MHz and added subrow for master OSPI (x8) DDR CCLK frequency. - Updated F_{SCCK} for all speed grades to 200 MHz and added subrow for slave serial daisy chain. - Updated F_{EMCCK} for master SPI for -2 and -1 at 0.85V to 166 MHz and master OSPI for -2 and -1 at 0.85V to 125 MHz. - Added values for $T_{SCSCLK/SCLKCS}$. - Updated F_{EFUSE_CLK} description and added F_{EFUSE_CLKTOL}. - Added part numbers to T_{DCI_MATCH} description. - Added notes 3, 4, and 5.
Table 63: Master SPI Mode Programming Switching	- Updated descriptions. - Updated F_{QSPI_CLK} to 166 MHz. - Replaced $T_{QSPICKO}$ with $T_{QSPIDVC}$ and $T_{QSPICDX}$. - Added minimum values for all parameters.
Table 64: Master Octal-SPI Mode Programming Switching	- Updated descriptions. - Updated maximum F_{OSPI_CLK} for DDR > 51 MHz to 125 MHz. - Replaced $T_{OSPICKO}$ with $T_{OSPIDVC}$ and $T_{OSPICDX}$. - Updated maximum F_{OSPI_CLK} for SDR > 51 MHz to 125 MHz. - Added minimum values for all parameters.
01/24/2025 Version 1.0	
Initial release.	N/A

Please Read: Important Legal Notices

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2025 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Spartan, UltraScale, UltraScale+, Vivado, and combinations thereof are trademarks of Advanced Micro Devices, Inc. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. The DisplayPort Icon is a trademark of the Video Electronics Standards Association, registered in the U.S. and other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.