

STF7N80K5, **STFI7N80K5**

N-channel 800 V, 0.95 Ω typ., 6 A MDmesh™ K5 Power MOSFETs in TO-220FP and I²PAKFP packages

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STF7N80K5	800 V	120	6 A	25 W
STFI7N80K5	800 V	1.2 12	бА	25 VV

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

These very high voltage N-channel Power MOSFETs are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF7N80K5	7N1901/E	TO-220FP	Tubo
STFI7N80K5	7N80K5	I ² PAKFP (TO-281)	Tube

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP package information	11
	4.2	I ² PAKFP (TO-281) package information	13
5	Revisio	n history	15

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±30	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	6	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	3.8	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	24	Α
P _{TOT}	Total dissipation at $T_C = 25$ °C	25	W
dv/dt (3)	Peak diode recovery voltage slope	4.5	\ //
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T_{C} = 25 °C)	2500	V
Tj	Operating junction temperature range	55 to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	2	Α
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	88	mJ

⁽¹⁾Limited by package.

⁽²⁾Pulse width limited by safe operating area

 $^{^{(3)}}I_{SD} \le 6$ A, di/dt ≤ 100 A/ μ s, $V_{DS(peak)} \le V_{(BR)DSS}$

 $^{^{(4)}}V_{DS} \le 640 \ V$

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	800			V
	7	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 ^{\circ}\text{C}$ (1)			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 3 A		0.95	1.2	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	360	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	30	-	pF
Crss	Reverse transfer capacitance	V _{es} = 0 V	-	1	1	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V, V _{GS} = 0 V	-	47	ı	pf
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	VDS = 0 10 040 V, VGS = 0 V	-	20	ı	pf
Rg	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	6	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 6 \text{ A}$	-	13.4	ı	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	3.7	ı	nC
Q _{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	7.5		nC

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Co_(tr) is a constant capacitance value that gives the same charging time as Coss while Vps is rising from 0 to 80% Vpss

 $^{^{(2)}}$ Co_(er) is a constant capacitance value that gives the same stored energy as Coss while VDs is rising from 0 to 80% VDss.

Table 7: Switching times

The state of the s						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 3 A,	-	11.3	-	ns
tr	Rise time	$R_G = 4.7 \Omega$	ı	8.3	-	ns
t _{d(off)}	Turn-off delay time	V _{GS} = 10 V (see <i>Figure 15: "Test circuit</i>	-	23.7	-	ns
t _f	Fall time	for resistive load switching times" and Figure 20: "Switching time waveform")	-	20.2	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		6	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		24	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 6 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 6 \text{ A, di/dt} = 100$	-	315		ns
Qrr	Reverrse recovery charge	A/μs,V _{DD} = 60 V (see <i>Figure 17: "Test circuit</i>	-	2.8		μC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	ı	17.5		Α
t _{rr}	Reverse recovery time	$I_{SD} = 6 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	480		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 17: "Test circuit	-	3.8		μC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	16		А

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	I _{GS} = ±1 mA, I _D = 0 A	±30	-	-	٧

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

AM15531v1

(A)

10

VGS=10V

9V

8

4

2

0

4

2

0


4


8


12

16

VDS(V)







57




Figure 9: Output capacitance stored energy

Eoss
(µJ)

6

4

2

0

200


400


600


800 VDS(V)


Figure 10: Normalized gate threshold voltage vs temperature

VGS(th)
(norm)
1.1
1
0.9
0.8
0.7
0.6
-50
0
50
100
TJ(°C)










3 Test circuits


Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior

12 V 47 KΩ 100 nF 100

Figure 17: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 21: TO-220FP package outline




Table 10: TO-220FP package mechanical data

Table 10. 10-2201 P package mechanical data					
Dim.		mm			
Dilli.	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
Е	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		

4.2 I²PAKFP (TO-281) package information

Figure 22: I²PAKFP (TO-281) package outline




Table 11: I²PAKFP (TO-281) mechanical data

Dim.	mm		
	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
Е	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95		5.20
Н	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.50	7.60	7.70

5 Revision history

Table 12: Document revision history

Date	Revision	Changes	
11-Oct-2013	1	First release. Part numbers previously included in datasheet DocID023448	
05-Jul-2017	Modified features on cover page. Modified Table 2: "Absolute maximum ratings", Table 7: "Switchin times" and Table 9: "Gate-source Zener diode". Minor text changes.		

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

