

Product Specification | Rev. 1.0 | 2022

IMM2G72D4DVD8AG (Die Revision B)

16GByte (2G x 72 Bit)

16GB DDR4 VLP ECC Unbuffered DIMM
RoHS Compliant Product

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: sales@intelligentmemory.com

Features

- 288-Pin Unbuffered Dual-In-Line Memory Module
- Capacity: 16GB
- JEDEC-Standard
- SPD Power Supply: $V_{DDSPD} = 2.5$ or $3.3V$
- Power Supply: $V_{DD}, V_{DDQ} = 1.2 \pm 0.06V$
- DRAM Activating Power Supply: $V_{PP} = 2.5V(2.375V - 2.75V)$
- Bi-directional Differential Data-Strobe
- 72 Bit Data Bus Width with ECC
- Programmable CAS Latency (CL):
 - DDR4-3200: 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22, 24
- Programmable CAS Write Latency (CWL):
 - DDR4-3200: 9, 10, 11, 12, 14, 16, 18, 20
- Programmable Additive Latency (Posted /CAS): 0, CL-2 or CL-1(Clock)
- On-Die Termination (ODT)
- ZQ Calibration Supported
- Burst Type (Sequential & Interleave)
- Burst Length: 4, 8
- Refresh Mode: Auto and Self
- Low Power Auto Self Refresh mode is supported
- 8192 Refresh Cycles / 64ms
- Asynchronous Reset
- On-board I2C Temperature Sensor with Integrated Serial Presence Detect (SPD) EEPROM
- Gold Edge Contacts
- 100% RoHS-Compliant
- Very Low Profile Module Height: 18.75mm (0.738inch)

Table 1 - Ordering Information for RoHS Compliant Product

Part Number	Module Density	Configuration	# of Ranks	Module Type
IMM2G72D4DVD8AG-Bzzzy	16GB	2Gx72	2	16GB DDR4 VLP ECC Unbuffered DIMM

Notes:

y: Operating Temperature

zzz: Speed Grade

Table 2 - Temperature Grade

Part Number	Temperature Grade	T _{case} *
Blank	Commercial temperature	0°C to 95°C
I	Industrial temperature	-40°C to 95°C

Remark: Tcase is the case surface temperature on the center/top side of the DRAM. The refresh rate is required to double when 85 °C < Tcase ≤ 95 °C.

Table 3 - Speed Grade

Part Number	Speed Grade	Max. Clock Frequency (min. Clock Cycle time @ min. CAS Latency)
062	DDR4-3200	1600MHz (0.625ns@CL=22)

Table 4 - Memory Chip Information

Part Number	Base Device Brand	Base device	Voltage	Type	Chip Packing
IMM2G72D4DVD8AG-Bzzzy	IM	IM8G08D4GBBG	1.2V	1Gx8	Lead Free

Part Number Decoder




Table 5 - Addressing

Parameter	16GB
Refresh count	8K
Row address	64K A[15:0]
Device bank address	4 BA[1:0]
Device bank group	4 BG[1:0]
Device configuration	8Gb (1Gx8)
Column address	1K A[9:0]
Module rank address	2 /S[1:0]
Number of devices	18

Table 6 - Pin Assignment

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	NC	145	NC	73	V _{DD}	217	V _{DD}
2	V _{SS}	146	V _{REFCA}	74	CK0	218	CK1
3	D4	147	V _{SS}	75	/CK0	219	/CK1
4	V _{SS}	148	D5	76	V _{DD}	220	V _{DD}
5	D0	149	V _{SS}	77	V _{TT}	221	V _{TT}
6	V _{SS}	150	D1	78	/EVENT	222	PARITY
7	/DM0, /DBI0	151	V _{SS}	79	A0	223	V _{DD}
8	NC	152	/DQS0	80	V _{DD}	224	BA1
9	V _{SS}	153	DQS0	81	BA0	225	A10, AP
10	D6	154	V _{SS}	82	/RAS	226	V _{DD}
11	V _{SS}	155	D7	83	V _{DD}	227	NC
12	D2	156	V _{SS}	84	/CS0	228	A14, /WE
13	V _{SS}	157	D3	85	V _{DD}	229	V _{DD}
14	D12	158	V _{SS}	86	A15, /CAS	230	NC
15	V _{SS}	159	D13	87	ODT0	231	V _{DD}
16	D8	160	V _{SS}	88	V _{DD}	232	A13
17	V _{SS}	161	D9	89	/CS1	233	V _{DD}
18	/DM1, /DBI1	162	V _{SS}	90	V _{DD}	234	NC
19	NC	163	/DQS1	91	ODT1	235	NC
20	V _{SS}	164	DQS1	92	V _{DD}	236	V _{DD}
21	D14	165	V _{SS}	93	NC	237	NC
22	V _{SS}	166	D15	94	V _{SS}	238	SA2
23	D10	167	V _{SS}	95	D36	239	V _{SS}
24	V _{SS}	168	D11	96	V _{SS}	240	D37
25	D20	169	V _{SS}	97	D32	241	V _{SS}
26	V _{SS}	170	D21	98	V _{SS}	242	D33
27	D16	171	V _{SS}	99	/DM4, /DBI4	243	V _{SS}
28	V _{SS}	172	D17	100	NC	244	/DQS4
29	/DM2, /DBI2	173	V _{SS}	101	V _{SS}	245	DQS4
30	NC	174	/DQS2	102	D38	246	V _{SS}
31	V _{SS}	175	DQS2	103	V _{SS}	247	D39
32	D22	176	V _{SS}	104	D34	248	V _{SS}
33	V _{SS}	177	D23	105	V _{SS}	249	D35
34	D18	178	V _{SS}	106	D44	250	V _{SS}
35	V _{SS}	179	D19	107	V _{SS}	251	D45
36	D28	180	V _{SS}	108	D40	252	V _{SS}
37	V _{SS}	181	D29	109	V _{SS}	253	D41
38	D24	182	V _{SS}	110	/DM5, /DBI5	254	V _{SS}
39	V _{SS}	183	D25	111	NC	255	/DQS5
40	/DM3, /DBI3	184	V _{SS}	112	V _{SS}	256	DQS5
41	NC	185	/DQS3	113	D46	257	V _{SS}
42	V _{SS}	186	DQS3	114	V _{SS}	258	D47
43	D30	187	V _{SS}	115	D42	259	V _{SS}
44	V _{SS}	188	D31	116	V _{SS}	260	D43
45	D26	189	V _{SS}	117	D52	261	V _{SS}
46	V _{SS}	190	D27	118	V _{SS}	262	D53
47	CB4	191	V _{SS}	119	D48	263	V _{SS}
48	V _{SS}	192	CB5	120	V _{SS}	264	D49
49	CB0	193	V _{SS}	121	/DM6, /DBI6	265	V _{SS}
50	V _{SS}	194	CB1	122	NC	266	/DQS6
51	/DM8, /DBI8	195	V _{SS}	123	V _{SS}	267	DQS6
52	NC	196	/DQS8	124	D54	268	V _{SS}
53	V _{SS}	197	DQS8	125	V _{SS}	269	D55
54	CB6	198	V _{SS}	126	D50	270	V _{SS}
55	V _{SS}	199	CB7	127	V _{SS}	271	D51


Pin	Name	Pin	Name	Pin	Name	Pin	Name
56	CB2	200	V _{SS}	128	D60	272	V _{SS}
57	V _{SS}	201	CB3	129	V _{SS}	273	D61
58	/RESET	202	V _{SS}	130	D56	274	V _{SS}
59	V _{DD}	203	CKE1	131	V _{SS}	275	D57
60	CKE0	204	V _{DD}	132	/DM7, /DBI7	276	V _{SS}
61	V _{DD}	205	NC	133	NC	277	/DQS7
62	/ACT	206	V _{DD}	134	V _{SS}	278	DQS7
63	BG0	207	BG1	135	D62	279	V _{SS}
64	V _{DD}	208	/ALERT	136	V _{SS}	280	D63
65	A12, /BC	209	V _{DD}	137	D58	281	V _{SS}
66	A9	210	A11	138	V _{SS}	282	D59
67	V _{DD}	211	A7	139	SA0	283	V _{SS}
68	A8	212	V _{DD}	140	SA1	284	V _{DDSPD}
69	A6	213	A5	141	SCL	285	SDA
70	V _{DD}	214	A4	142	V _{PP}	286	V _{PP}
71	A3	215	V _{DD}	143	V _{PP}	287	V _{PP}
72	A1	216	A2	144	NC	288	V _{PP}

Table 7 - Pin Description

Pin Name	Description	Pin Name	Description
V _{DD}	SDRAM I/O & core power supply	V _{SS}	Power supply return (ground)
V _{REFCA}	SDRAM command/address reference supply	V _{PP}	SDRAM activating power supply
V _{TT}	SDRAM I/O termination supply	V _{DDSPD}	EEPROM positive power supply
A0-A15	Address input	BA0-BA1	Bank select input
BG0-BG1	Bank group select input	/RAS	Row address strobe input
/CAS	Column address strobe input	/WE	Write enable input
/CS0-/CS1	DIMM rank select lines input	CKE0-CKE1	Clock enable lines input
ODT0-ODT1	On-die termination control lines input	/ACT	Input for activate input
D0-D63	Memory data bus	CB0-CB7	ECC check bit
/DM0-/DM8	Data mask	/DBI0-/DBI8	Data bus inversion
DQS0-DQS8	Data strobe (Positive line of differential pair)	/DQS0-/DQS8	Data buffer strobe (Negative line of differential pair)
CK0-CK1	Clock input (Positive line of differential pair)	/CK0-/CK1	Clock input (Negative line of differential pair)
PARITY	Register parity input	/RESET	Set register and SDRAMs to a known state
/ALERT	Register /ALERT output	/EVENT	Temperature event
SDA	EEPROM data line	SCL	EEPROM clock
SA0-SA2	EEPROM address input	NC	Spare pin (no connect)

Module Dimension

Figure 1 – 288 Pin DDR4 VLP ECC Unbuffered DIMM



Symbol	MIN	NOM	MAX
A	18.60	18.75	18.90
A1	7.85	8.00	8.15
A2	14.45	14.60	14.75
D	133.20	133.35	133.50
D1		5.575 BSC	
D2		4.30 BSC	
e1		64.60 BSC	
e2		56.10 BSC	
E			4.10

Notes:

- 1 All dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 2 Tolerance on all dimensions ± 0.15 unless otherwise specified.
- 3 All dimensions are in millimeters.

Revision History

Revision	Descriptions	Release Date
1.0	Initial release	May, 2022