

## ECC DRAM

**IME(4G/8G)32L4HA(B/D)**
**4G/8Gbit LPDDR4 SDRAM with integrated ECC error correction**
**8 BANKS X 16Mbit X 16 X 2 CHANNELS**
**8 BANKS X 32Mbit X 16 X 2 CHANNELS**

Ordering Speed Code	- 083	- 062
	LPDDR4-2400	LPDDR4-3200
Clock Cycle Time ( $t_{CK}$ )	0.833ns	0.625ns
System Frequency ( $f_{CK\ max}$ )	1200 MHz	1600 MHz

### Features

- Configuration:
    - x32 for 2-channels per device
    - 8 internal banks per each channel
  - On-Chip ECC:
    - Integrated SEC-DED (Single Error Correction, Double-Error Detection) logic, which maximizes reliability
    - Hardware ERR signal for each channel, configurable via mode register
    - ECC Register, which controls ECC function
  - Low-voltage Core and I/O Power Supplies:
    - $V_{DD2}/V_{DDQ} = 1.06\text{-}1.17\text{V}$ ,  $V_{DD1} = 1.70\text{-}1.95\text{V}$
  - LVSTL(Low Voltage Swing Terminated Logic) I/O Interface
  - Internal  $V_{REF}$  and  $V_{REF}$  Training
  - Dynamic ODT :
    - DQ ODT:  $V_{SSQ}$  Termination
    - CA ODT:  $V_{SS}$  Termination
  - Selectable output drive strength (DS)
  - Max. Clock Frequency : 1.6GHz (3.2Gbps for one channel)
  - 16-bit Pre-fetch DDR data bus
  - Single data rate (multiple cycles) command/address bus
  - Bidirectional/differential data strobe per byte of data (DQS,  $\overline{DQS}$ )
  - DMI pin support for write data masking and DBI functionality
  - Programmable READ and WRITE latencies (RL/WL)
  - Programmable and on-the-fly burst lengths (BL =16, 32)
  - Support non-target DRAM ODT control
  - Directed per-bank refresh for concurrent bank operation and ease of command scheduling
  - ZQ Calibration
  - On-chip temperature sensor to control self refresh rate
  - On-chip temperature sensor whose status can be read from MR4
  - 200-ball x16/x32 Discrete Package (Ball Pitch 0.80mm x 0.65mm)
  - Operation Temperature range
    - Commercial Tcase = 0°C to +85°C
    - Industrial Tcase = -40°C to +85°C
    - High Temperature Tcase = -40°C to +105°C
- \*Tc and Ta must not exceed the maximum operating temperature

### Option

- Configuration
  - 128Mx32 (8 Banks x 16Mbit x16 x2 Channels)
  - 256Mx32 (8 Banks x 32Mbit x16 x2 Channels)
- Package
  - 200-ball FBGA (10mm x 14.5mm) for x16/x32
- Leaded/Lead-free
  - Leaded
  - Lead-free/RoHS
- Speed/Cycle Time
  - 0.625ns (LPDDR4-3200)
- Temperature
  - Commercial 0°C to 95°C Tcase
  - Industrial -40°C to 95°C Tcase
  - High -40°C to 105°C Tcase
- Automotive Grade
  - Non-Automotive
  - Automotive AEC-Q100

### Marking

4G32  
8G32  
B,D  
<blank>  
G  
-062  
<blank>  
I  
H  
<blank>  
A

### ***Special Features(ECC – Functionality)***

- Embedded error correction code (ECC) functionality corrects single bit errors within each 64 bit memory-word.
- The error correction is performed automatically inside the ECC DRAM device.
- Parity data is generated by an internal ECC logic and then stored in additional, dedicated memory space.
- Fully compatible to JEDEC standard DRAM operation and timings.
- JEDEC compliant FBGA package (drop in replacement).

### ***ECC – Functionality / Challenges and Achievements***

During the production test, the ECC DRAMs are verified to pass extensive burn-in, core-function and speed tests throughout the complete memory array, including the memory-space for the parity-data. Only when every single memory cell has passed these tests, the ECC function is switched on by hardware and the products get shipped. With the ECC function activated, customers will have unparalleled functionality and quality.

#### ***Embedded ECC functionality***

Intelligent Memory ECC DRAMs are JEDEC compliant components with integrated error-correction. The internal logic automatically detects and corrects single-bit-errors “on the fly” without any delays or additional latencies compared to conventional DRAM components. ECC DRAMs have additional memory-space to store the ECC-check-bits. Internally, the ECC DRAM works with a 72 bit wide buffer. When writing to the DRAM, an additional 8 ECC check-bits are being generated per each 64 bit data-word. Upon a Read-command, the whole 64+8 bit word is transferred to the buffer and automatically corrected by an ECC Hamming Code (72, 64). The corrected data is then applied to the DQ lines of the ECC DRAM in bit-widths of 4, 8, 16 or 32 bit, depending on the organization of the device.

The ECC algorithm is able to detect and correct one bit-error per 64+8 bit data-word. A 1 Gigabit ECC DRAM component has 16,777,216 data-words of 64 Bits. In each of these data-words, one single-bit error could be corrected, resulting in approximately 16 million times higher reliability of ECC DRAM compared to a conventional DRAM with similar capacity.

**Note:** If Burst Length x DRAM-I/O-width < 64 bit during a Write-command, the ECC-functionality is limited. Please contact Intelligent Memory for further details.

#### ***Comparison to conventional ECC implementation***

ECC error correction is very common on high end industrial applications and servers. It normally requires an ECC-capable memory-controller which has an extra-wide data-bus with for example 72 bits (64 data-bits + 8 check-bits). The memory controller generates the required additional check-bits for the data and writes the extra wide data-word to the memory. Upon a Read-command, the memory controller will verify the data-integrity of the data-word + check-bits and performs the correction algorithm. Performing this algorithm affects the systems performance. In addition to the requirement for an ECC-capable memory controller, the conventional way of ECC correction requires multiple DRAMs to be accessed in parallel to achieve the extra-wide bit-width. On Server-memory-modules, for example, 18 DRAM-components with 4 data-lines each are put in parallel to reach the total 72 bit extra-wide data-bus.

With IM ECC DRAM, the check-bit-generation, verification and correction is performed inside the memory device. Every single ECC DRAM performs the error correction by itself, thus it does not require ECC-capable processors/controllers nor any wide data-bus between the controller and the DRAM. Because the ECC DRAM components are JEDEC compliant, they are drop-in replacements to conventional DRAM-memory. Any existing application that is currently built with conventional DRAM can be equipped with error-correction functionality. Note that, if a standard 64 bit memory-module is built using ECC DRAMs, the depth of error-correction is deeper than on 72 bit ECC memory module as each DRAM component on the module performs its own ECC correction-algorithm.

## ***Why is ECC error correction important?***

Numerous analyzes and field-studies have proven DRAM single-bit errors to be the root cause of system-malfunctions or data-corruptions. According to the field-study by the University Of Toronto called "DRAM Errors In The Wild – A Large-Scale field study", 25000 to 70000 ECC correctable single-bit errors occur per Megabit of DRAM within 1 billion hours of operation.

While not every single bit error causes a system crash, the application-software may become unstable or important data can be altered and the wrong data can pass through to external media, resulting in unrecoverable data-errors.

While all DRAMs are factory-tested by long burn-in-testing and effective functional and speed testing with different patterns and voltage variations, single-bit errors are technically not avoidable.

The effects are typically transient and difficult-to-repeat single data-bit flips. Many of these single-bit errors appear only under heavy stress or longer time of use of the DRAM, resulting as random system malfunctions or data-corruptions of the application. After a reset, the systems work again until the next occurrence of a single bit error reappears. It is difficult to prove a defect, as it is only a random effect which shows up in different ways at unknown times.

**ECC corrects the output, but not the content of the Memory Array. For maximum stability we recommend to do periodical "scrubbing" (read and overwrite)**

## ***Possible root-causes for single-bit errors***

DRAM cells consist of capacitors holding an electric charge which defines if the memory-cell contains a logical 0 or 1. These capacitor-cells are switched by transistors.

With the trend to smaller process technologies, higher speeds and lower supply-voltages, DRAM memory cells become more sensitive to noise on the signals, electromagnetic fields, cosmic rays or particle radiation. Also power peaks and variations in the signal-timing can cause single-bit errors.

Furthermore, depending on the age and intensity of use of those DRAM components, memory-cells suffer from various degrees of degradation. The isolation of the capacitors gets reduced and leakage increases, leading to lower data-retention-times of some cells. As data-retention times approach the refresh-times, data-bit tend to sometimes show up an incorrect binary value. The effects often appear only with certain data-patterns, at specific temperatures or at high data-traffic to the DRAM. The cell gets "weak", but the errors in the cell are not easily repeatable as they are not permanent.

There is no way to improve the DRAM technology itself, except by going back to larger processes, lower speeds and higher voltages. Pre-Testing the DRAMs longer, with more stress and wider guardbands, or even with automotive certified screening-processes does not fully protect from the risk of single-bit errors.

The only practical way to avoid single-bit errors is to use error correction algorithms such as ECC.

## 1. On-Chip Error Correction Code

I'M LPDDR4 DRAM implement an On-Chip ECC circuit per channel. ECC chunk is 64 bit (SEC-DED Code: Single Error Correction, Double Error Detection) that detects and corrects all single bit error, and detects double bit error, including those introduced by SER events such as cosmic rays, alpha particles, to improve reliability.

ECC is implemented across 64-bit data quantum using 8 ECC parity bits for a total of 72 bits per ECC quantum, to maximize reliability.

Below are key features of ECC Operation.

- Independent 8 ECC parity bits per 64-bits of data (ECC chunk is 64 bits).
- Detect and correct one bit error and detect 2-bit error.
- Programmable ECC ON/OFF function (MR33)
- ERR\_A,B Signal ON/OFF, Optional ERR\_A, B signals indicate individual ECC event per channel. Each ERR\_A,B can be enabled/disabled by setting ERRON bit (MR33)
- ECC Event Counter will store Cumulative ECC Event occurrence (MR34).

LPDDR4 DRAM has Mode Registers per each channel.

- ECC registers are from MR33 to MR34, which are reserved in JEDEC standard LPDDR4/4x as "Do not use".
- ECC features can be set with Mode Register Write Operation on the MR33 register 7
- ECC Event status can be monitored by accessing (Reading out) MR34 to check ECC Event record. Or it can be monitored by optional ERR signal.
- ECC Event type to store is set by OP [1:0] of MR33.

## 2. ECC Register Information

**Table 2.1 Operand vs DQ Mapping Table when accessed by Mode Register**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0

**Table 2.2 Mode Register # vs ECC Register # Mapping Table**

				MR34	MR33
				ER1	ER0

**Table 2.3 MR33 (ER0)**

MR#	Access	OP4	OP3	OP2	OP5W	OP1R	OP0R	OP6R/W	OP7R/W
33		Reserved			CLRECC	ERR TYPE		ERRON	ECCON

MR33 (ER0) is the only register to allow both write and read operation.

- ECCON OP [7]: ECC Circuit ON when OP [7] = 1, OFF when OP [7] = 0.
  - Default : OP [7] is "1"
  - When ECC is disabled (ECCON is "0"), ERR Signal is disabled. ECC functionality disabled.
- ERRON OP [6]: ERR Signal ON when OP [6] = 1, OFF when OP [6] = 0.
  - Default OP [6] is "0"; it means ERR Signal is disabled
  - Note: ERR signal will be Enabled only when both OP [7] and OP [6] are "11".
  - ERR TYPE OP [1:0]: Set ECC Event type for ERR signal; 1-bit ECC Event, 2-bit ECC Event00: No ECC Event
  - 01: 1-bit ECC Event
  - 10: Reserved
  - 11: 2-bit ECC Event
- CLR ECC OP [5]: ECC Event Record will be Cleared when OP [5] = "1". Default value for OP [5] is "0", do not clear event record.
- When a clear ECC operation has completed, OP [5] is returned to "0" automatically.

**Table 2.4 MR34 (ER1)**

MR#	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
34	R	ECC Event Counter							

- ERROR Counter bits OP [7:0]: Store Cumulative ECC Event Occurrence until clear it with ECC CLR bit in MR33.
  - 8 bits (Max 255 ECC Event) for 1-bit or 2-bit ERROR. More than 255 ECC Event cannot be counted.

### 3. OPTIONAL ERR SIGNAL

ERR\_A,B signal indicate ECC event occurrence per each channel.

It is same interface with DQ (1.1V LVSTL). It goes High asynchronous and remains HIGH until being cleared by CLR ECC bit "1" (Sticky bit).

- Enabled by setting ERR ON bit in MR33 OP[6] to "1".
- ERR\_A, B signals stay LOW when ECCON bit MR33 OP[7] is "1" & ERRON bit (OP[6]) is "1", but no ECC Event occurs.
- ERR\_A, B signals stay LOW when is disabled (ECCON bit is "0", or ERRON bit is "0").
- Pin location for ERR\_A pin is 11A and that for ERR\_B is 11AB in 200 BGA, which is NC in JEDEC LPDDR4 pin-out.

#### ERR Signal

ERR Type	ERR_A,B Signal	Status	Remark
	LOW	No 1-bit Error	
	HIGH	1-bit Error Detected and Corrected or 2-bit Error Detected	Stays High until being cleared by CLR ECC bit.

#### ERR pin description

SYMBOL	Pin Location	TYPE	DESCRIPTION
ERR_A	11A	OUTPUT	ERR_A,B Signal : Indicates ECC event occurrence per each channel. The same interface with DQ signal.
ERR_B	11AB	OUTPUT	

## Part Number Information

IME	4G	32	L4	H	A	B	G -	062	H	A
Intelligent Memory IME = ECC DRAM	IC capacity 4G = 4 Gigabit 8G = 8 Gigabit	DRAM I/O width 16 = x16 1-channel 32 = x32 2-channel	Memory Type L4 = LPDDR4	Voltage H = 1.1V (LPDDR4)	IC Revision A = Revision A					Automotive Option Blank = Non-automotive A = Automotive Grade (AEC-Q100)
										Temperature range Blank = Commercial Temp. 0°C to +85°C Tcase I = Industrial Temp. -40°C to +85°C Tcase
										Available upon special request H = High Temp. -40°C to +105°C Tcase Note: The refresh rate must be doubled when the Tcase operating temperature exceeds 85°C Tcase
										Speed Grade 062 = LPDDR4-3200 083 = LPDDR4-2400
										RoHS-compliance G = Green / RoHS
										Package B = 200 ball FBGA single-die D = 200 ball FBGA dual-die

## 4Gb/8Gb LPDDR4 SDRAM Addressing

Memory Density (per Die)		4Gb	8Gb
Die Org.		x32	x32
Number of Channels		2	2
Density per channel		2Gb	4Gb
Configuration		16Mb x 16DQ x 8 banks x 2 channels	32Mb x 16DQ x 8 banks x 2 channels
Number of Banks (per Channel)		8	8
Array Pre-Fetch (Bits, per channel)		256	256
Number of Rows (per channel)		16,384	32,768
Number of Columns (fetch boundaries)		64	64
Page Size (Bytes)		2,048	2,048
Bank Address		BA0-BA2	BA0-BA2
X16	Row Addresses	R0-R13	R0-R14
	Column Addresses	C0-C9	C0-C9
Burst Starting Address Boundary		64-bit	64-bit

## Pin Configurations

200-ball x32 Discrete Package, 0.80mm x 0.65mm using MO-311

	1	2	3	4	5	6	7	8	9	10	11	12
A	NC	NC	V <sub>SS</sub>	V <sub>DD2</sub>	ZQ0			NC	V <sub>DD2</sub>	V <sub>SS</sub>	ERR_A	NC
B	NC	DQ0_A	V <sub>DDQ</sub>	DQ7_A	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_A	V <sub>DDQ</sub>	DQ8_A	NC
C	V <sub>SS</sub>	DQ1_A	DMI0_A	DQ6_A	V <sub>SS</sub>			V <sub>SS</sub>	DQ14_A	DMI1_A	DQ9_A	V <sub>SS</sub>
D	V <sub>DDQ</sub>	V <sub>SS</sub>	DQS0_T_A	V <sub>SS</sub>	V <sub>DDQ</sub>			V <sub>DDQ</sub>	V <sub>SS</sub>	DQS1_T_A	V <sub>SS</sub>	V <sub>DDQ</sub>
E	V <sub>SS</sub>	DQ2_A	DQS0_C_A	DQ5_A	V <sub>SS</sub>			V <sub>SS</sub>	DQ13_A	DQS1_C_A	DQ10_A	V <sub>SS</sub>
F	V <sub>DD1</sub>	DQ3_A	V <sub>DDQ</sub>	DQ4_A	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_A	V <sub>DDQ</sub>	DQ11_A	V <sub>DD1</sub>
G	V <sub>SS</sub>	ODT_CA_A	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
H	V <sub>DD2</sub>	CA0_A	NC	CS0_A	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_A	CA3_A	CA4_A	V <sub>DD2</sub>
J	V <sub>SS</sub>	CA1_A	V <sub>SS</sub>	CKE0_A	NC			CK_t_A	CK_c_A	V <sub>SS</sub>	CA5_A	V <sub>SS</sub>
K	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	NC			NC	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>
L												
M												
N	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	NC			NC	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>
P	V <sub>SS</sub>	CA1_B	V <sub>SS</sub>	CKE0_B	NC			CK_t_B	CK_c_B	V <sub>SS</sub>	CA5_B	V <sub>SS</sub>
R	V <sub>DD2</sub>	CA0_B	NC	CS0_B	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_B	CA3_B	CA4_B	V <sub>DD2</sub>
T	V <sub>SS</sub>	ODT_CA_B	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	RESET_n	V <sub>SS</sub>
U	V <sub>DD1</sub>	DQ3_B	V <sub>DDQ</sub>	DQ4_B	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_B	V <sub>DDQ</sub>	DQ11_B	V <sub>DD1</sub>
V	V <sub>SS</sub>	DQ2_B	DQS0_C_B	DQ5_B	V <sub>SS</sub>			V <sub>SS</sub>	DQ13_B	DQS1_C_B	DQ10_B	V <sub>SS</sub>
W	V <sub>DDQ</sub>	V <sub>SS</sub>	DQS0_T_B	V <sub>SS</sub>	V <sub>DDQ</sub>			V <sub>DDQ</sub>	V <sub>SS</sub>	DQS1_T_B	V <sub>SS</sub>	V <sub>DDQ</sub>
Y	V <sub>SS</sub>	DQ1_B	DMI0_B	DQ6_B	V <sub>SS</sub>			V <sub>SS</sub>	DQ14_B	DMI1_B	DQ9_B	V <sub>SS</sub>
AA	NC	DQ0_B	V <sub>DDQ</sub>	DQ7_B	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_B	V <sub>DDQ</sub>	DQ8_B	NC
AB	NC	NC	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	ERR_B	NC

### Notes:

- 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.
- Top View, A1 in top left corner.
- ODT\_CA[x] balls are wired to ODT\_CA[x] pads of Rank 0 DRAM die. ODT\_CA[x] pads for other ranks (if present) are disabled in the package.
- Die pad V<sub>SS</sub> and V<sub>SSQ</sub> signals are combined to V<sub>SS</sub> package balls.
- 11A, 11AB are optional ERR signals.

### Signal Pin Description

Pin	Type	Function
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A CKE_B	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A CS_B	Input	<b>Chip Select:</b> CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	<b>Command/Address Inputs:</b> CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	<b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A, DQ[15:0]_B	I/O	<b>Data Input/Output:</b> Bi-direction data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	<b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function – Data Inversion or Data mask – depends on Mode Register setting.
ZQ	Reference	<b>Calibration Reference:</b> Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to V <sub>DDQ</sub> through a 240Ω ± 1% resistor.
V <sub>DDQ</sub> , V <sub>DD1</sub> , V <sub>DD2</sub>	Supply	<b>Power Supplies:</b> Isolated on the die for improved noise immunity.
V <sub>SS</sub> , V <sub>SSQ</sub>	GND	<b>Ground Reference:</b> Power supply ground reference.
RESET_n	Input	<b>RESET:</b> When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.



## ECC Register Description

### MR33 for ECC control

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECCON	ERRON	CLR ECC	RFU			ECC 2err	ECC Event

Function	Register Type	Operand	Data
ECCON	READ/WRITE	OP[7]	0: ECC function off 1: ECC function on(default)
ERRON		OP[6]	0: ECC ERR info output through ECC pad function off(default) 1: ECC ERR info output through ECC pad function on
CLR ECC	WRITE only	OP[5]	0: ECC Event Record Clear off(default) 1: ECC Event Record Clear on
ECC 2err	READ only	OP[1]	0: No 2bit err 1: 2bit err detect
ECC Event		OP[0]	0: No ECC event 1: ECC Event detect

Bit "ERRON"(OP6) is valid only if bit "ECCON"(bit7) is valid first.

Bit "CLR ECC"(OP 5) is self clean and will clear both "ECC 2err"(OP 1) and "ECC Event"(OP 0) if it is write with "1".

Bit "ECC 2err" and "ECC Event" will keep error status valid once set by ECC err information until "CLR ECC" bit sent.

### MR34 for ECC error counts

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECC event Number							

Function	Register Type	Operand	Data
ECC event Number	READ only	OP[7:0]	00000000B: No ECC event detect 00000001B: 1 time ECC event detect 00000010B: 2 times ECC event detect 00000011B: 3 times ECC event detect . . . 11111111B: 255 times ECC event detect

### Refresh Requirement

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at Trefi interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

### Refresh Requirement Parameters per die for Dual Channel SDRAM devices

Refresh Requirements		Symbol	4Gb	8Gb	Units	Notes
Density per Channel			4Gb			
Number of banks per channel			8			
Refresh Window ( $t_{REFW}$ ) (TCASE $\leq 85^{\circ}\text{C}$ )		$t_{REFW}$	32		ms	
Refresh Window ( $t_{REFW}$ ) (1/2 Rate Refresh)		$t_{REFW}$	16		ms	
Refresh Window ( $t_{REFW}$ ) (1/4 Rate Refresh)		$t_{REFW}$	8		ms	
Required Number of REFRESH Commands in a $t_{REFW}$ window		R	8192		-	
Average Refresh Interval	REFAB	$t_{REFI}$	3.904		us	
	REFPB	$t_{REFIpb}$	488		ns	
Refresh Cycle Time (All Banks)		$t_{RFCab}$	180		ns	
Refresh Cycle Time (Per Bank)		$t_{RFCpb}$	90		ns	

Notes:

1. Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.
2. Self refresh abort feature is available for higher density devices starting with 12 Gb device and  $t_{XSR}$  — abort(min) is defined as  $t_{RFCpb} + 17.5\text{ns}$ .

## Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Symbol	Parameter	Min	Max	Units	Notes
$V_{DD1}$ supply voltage relative to $V_{SS}$	$V_{DD1}$	-0.4	2.1	V	1
$V_{DD2}$ supply voltage relative to $V_{SS}$	$V_{DD2}$	-0.4	1.5	V	1
$V_{DDQ}$ supply voltage relative to $V_{SSQ}$	$V_{DDQ}$	-0.4	1.5	V	1
Voltage on any ball except $V_{DD1}$ relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.4	1.5	V	
Storage Temperature	$T_{STG}$	-55	125	°C	2

Notes:

- See "Power-Ramp" for relationships between power supplies.
- Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

## Recommended DC Operating Conditions

DRAM	Symbol	Min	Typ	Max	Unit	Notes
Core 1 Power	$V_{DD1}$	1.70	1.80	1.95	V	1,2
Core 2 Power/Input Buffer Power	$V_{DD2}$	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	$V_{DDQ}$	1.06	1.10	1.17	V	2,3

Notes:

- $V_{DD1}$  uses significantly less current than  $V_{DD2}$ .
- The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 Mv (peak-to-peak) from DC to 20MHz.

## Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	$I_L$	-4	4	uA	1,2

Notes:

- For CK\_\_t, CK\_c, CKE, CS, CA, ODT\_CA and RESET\_n. Any input  $0V \leq V_{IN} \leq V_{DD2}$  (All other pins not under test = 0V).
- CA ODT is disabled for CK\_t, CK\_c, CS, and CA.

## Input/Output Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	$I_{OZ}$	-5	5	uA	1,2

Notes:

- For DQ, DQS\_t, DQS\_c and DM I. Any I/O  $0V \leq V_{OUT} \leq V_{DDQ}$ .
- I/Os status are disabled: High Impedance and ODT Off.

## Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	$T_{\text{OPER}}$	-25	85	°C
Elevated		85	105	°C

Notes:

- Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
- Some applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR4 devices, de-rating may be necessary to operate in this range. See MR4.
- Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the  $T_{\text{OPER}}$  rating that applies for the Standard or Elevated Temperature Ranges. For example,  $T_{\text{CASE}}$  may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

## Interface Capacitance

### Input/output capacitance

Parameter	Symbol		LPDDR4 1600-3200	Units	Notes
Input capacitance, CK_t and CK_c	CCK	Min	0.5	pF	1,2
		Max	0.9		
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	pF	1,2,3
		Max	0.09		
Input capacitance, All other input-only pins	CI	Min	0.5	pF	1,2,4
		Max	0.9		
Input capacitance delta, All other input-only pins	CDI	Min	-0.1	pF	1,2,5
		Max	0.1		
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	pF	1,2,6
		Max	1.3		
Input/output capacitance delta, DQS_t, DQS_c	CDDQS	Min	0.0	pF	1,2,7
		Max	0.1		
Input/output capacitance delta, DQ, DMI	CDIO	Min	-0.1	pF	1,2,8
		Max	0.1		
Input/output capacitance, ZQ pin	CZQ	Min	0.0	pF	1,2
		Max	5.0		

Notes:

- This parameter applies to die device only (does not include package capacitance).
- This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with  $V_{\text{DD1}}$ ,  $V_{\text{DD2}}$ ,  $V_{\text{DDQ}}$ ,  $V_{\text{SS}}$ ,  $V_{\text{SSQ}}$  applied and all other pins floating.
- Absolute value of CCK\_t, CCK\_c.
- CI applies to CS\_n, CKE, CA0~CA5.
- $\text{CDI} = \text{CI} - 0.5 * (\text{CCK}_t + \text{CCK}_c)$
- DMI loading matches DQ and DQS.
- Absolute value of CDQS\_t and CDQS\_c.
- $\text{CDIO} = \text{CIO} - 0.5 * (\text{CDQS}_t + \text{CDQS}_c)$  in byte-lane.

## Speed Bins

### Read and Write Latencies

Read Latency		Write Latency		nWR	nRTP	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)	Notes
No DBI	w/DBI	Set A	Set B					
6	6	4	4	6	8	10	266	1,2,3,4 ,5,6
10	12	6	8	10	8	266	533	
14	16	8	2	16	8	533	800	
20	22	10	18	20	8	800	1066	
24	28	12	22	24	10	1066	1333	
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	

Notes:

1. The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
2. DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
3. Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
4. The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre-charge). It is determined by  $RU(t_{WR}/t_{CK})$ .
5. The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre-charge). It is determined by  $RU(t_{RTP}/t_{CK})$ .
6. NrtP shown in this table 25 is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

The ODT Mode is enabled if MR11 OP[3:0] are non-zero. In this case, the value of RTT is determined by the settings of those bits.  
 The ODT Mode is disabled if MR11 OP[3] = 0.

### ODTLon and ODTLoff Latency

ODTLon Latency <sup>1</sup>		ODTLoff Latency <sup>2</sup>		Lower Clock Frequency Limit[MHz] (>)	Upper Clock Frequency Limit[Mhz] (≤)
tWPRE = 2tCK					
WL Set “A”	WL Set “B”	WL Set “A”	WL Set “B”		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26	40	1600	1866
8	24	28	44	1866	2133

Notes:

1. ODTLon is referenced from CAS-2 command.
2. ODTLoff as shown in table assumes BL=16. For BL32, 8 tCK should be added.

The ODT Mode for non-target DRAM ODT control is enabled if MR11 OP[7,3] is set to a non-zero value.  
 The ODT Mode for non-target DRAM is disabled if MR11 OP[7,3] = 00B.

### ODTLon\_rd and ODTLoff\_rd Latency Values (MR0 [OP1=0] Normal Latency Support)

ODTLon_rd Latency		ODTLoff_rd Latency <sup>1,2</sup>		Lower Clock Frequency Limit[MHz] (>)	Upper Clock Frequency Limit[MHz] (≤)
No DBI	w/DBI	No DBI	w/ DBI		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	N/A	N/A	N/A	533	800
14	16	32	34	800	1066
18	22	36	40	1066	1333
22	26	42	46	1333	1600
26	30	46	50	1600	1866
28	32	50	54	1866	2133

Notes:

1. ODTLoff\_rd assumes BL=16, For BL32, 8tCK should be added.
2. ODTLoff\_rd assumes a fixed Trpst of 1.5tCK

## AC Timing

### Clock AC Timing

Parameter	Symbol	LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max		
		Clock Timing					
Average clock period	t <sub>CK</sub> (avg)	0.833	100	0.625	100	ns	
Average High pulse width	t <sub>CH</sub> (avg)	0.46	0.54	0.46	0.54	t <sub>CK</sub> (avg)	
Average Low pulse width	t <sub>CL</sub> (avg)	0.46	0.54	0.46	0.54	t <sub>CK</sub> (avg)	
Absolute clock period	t <sub>CK</sub> (abs)	t <sub>CK</sub> (avg) MIN + t <sub>JIT</sub> (per) MIN	-	t <sub>CK</sub> (avg) MIN + t <sub>JIT</sub> (per) MIN	-	ns	
Absolute High clock pulse width	t <sub>CH</sub> (abs)	0.43	0.57	0.43	0.57	t <sub>CK</sub> (avg)	
Absolute Low clock pulse width	t <sub>CL</sub> (abs)	0.43	0.57	0.43	0.57	t <sub>CK</sub> (avg)	
Clock period jitter	t <sub>JIT</sub> (per)	-50	50	-40	40	ps	
Maximum Clock Jitter between consecutive cycles	t <sub>JIT</sub> (cc)	-	100	-	80	ps	

### Core AC Timing

Parameter	Symbol	Min/ Max	Data Rate		Unit	Notes
Core Parameters			2400	3200		
ACTIVATE-to-ACTIVATE command period (same bank)	$t_{RC}$	MIN	$t_{RAS} + t_{RPab}$ (with all bank precharge) $t_{RAS} + t_{RPpb}$ (with per bank precharge)		ns	
Minimum Self Refresh Time (Entry to Exit)	$t_{SR}$	MIN	$\max(15ns, 3nCK)$		ns	
Self Refresh exit to next valid command delay	$t_{XSR}$	MIN	$\max(t_{RFCab} + 7.5ns, 2nCK)$		ns	
Exit Power-Down to next valid command delay	$t_{XP}$	MIN	$\max(7.5ns, 5nCK)$		ns	
CAS-to-CAS delay	$t_{CCD}$	MIN	8		$t_{CK}(avg)$	
Internal READ to PRECHARGE command delay	$t_{RTP}$	MIN	$\max(7.5ns, 8nCK)$		ns	
RAS-to-CAS delay	$t_{RCD}$	MIN	$\max(18ns, 4nCK)$		ns	
Row precharge time (single bank)	$t_{RPpb}$	MIN	$\max(18ns, 4nCK)$		ns	
Row precharge time (all banks)	$t_{RPab}$	MIN	$\max(21ns, 4nCK)$		ns	
Row active time	$t_{RAS}$	MIN	$\max(42ns, 3nCK)$		ns	
		MAX	$\min(9 * t_{REFI} * \text{Refresh Rate}, 70.2) \mu s$ (Refresh Rate is specified by MR4, OP[2:0])		-	
WRITE recovery time	$t_{WR}$	MIN	$\max(18ns, 6nCK)$		ns	
WRITE-to-READ delay	$t_{WTR}$	MIN	$\max(10ns, 8nCK)$		ns	
Active bank-A to active bank-B	$t_{RRD}$	MIN	$\max(10ns, 4nCK)$		ns	
Precharge to Precharge Delay	$t_{PPD}$	MIN	4		$t_{CK}$	1, 2
Four-bank ACTIVATE window	$t_{FAW}$	MIN	40		ns	

Notes:

1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
2. The value is based on BL16. For BL32 need additional 8  $t_{CK}(avg)$  delay.



**Read output timings (Unit UI =  $t_{CK}(avg)min/2$ )**

Parameter	Symbol	LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max		
Data Timing							
DQS_t,DQS_c to DQ Skew total, per group, per access (DBI-Disabled)	t <sub>DQSQ</sub>	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	t <sub>QH</sub>	min(t <sub>QSH</sub> , t <sub>QSL</sub> )	-	min(t <sub>QSH</sub> , t <sub>QSL</sub> )	-	UI	
DQ output window time total, per pin (DBI-Disabled)	t <sub>QW_total</sub>	0.73	-	0.7	-	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	t <sub>QW_dj</sub>	TBD	-	TBD	-	UI	2,3
DQS_t,DQS_c to DQ Skew total,per group, per access (DBI-Enabled)	t <sub>DQSQ_DBI</sub>	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	t <sub>QH_DBI</sub>	min(t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )	-	min(t <sub>QSH_DBI</sub> , t <sub>QSL_DBI</sub> )	-	UI	
DQ output window time total, per pin (DBI-Enabled)	t <sub>QW_total_DBI</sub>	0.73	-	0.70	-	UI	3
Data Strobe Timing							
DQS, DQS# differential output low time (DBI-Disabled)	t <sub>QSL</sub>	t <sub>CL</sub> (abs) -0.05	-	t <sub>CL</sub> (abs) -0.05	-	t <sub>CK</sub> (avg)	3,4
DQS, DQS# differential output high time (DBI-Disabled)	t <sub>QSH</sub>	t <sub>CH</sub> (abs) -0.05	-	t <sub>CH</sub> (abs) -0.05	-	t <sub>CK</sub> (avg)	3,5
DQS, DQS# differential output low time (DBI-Enabled)	t <sub>QSL_DBI</sub>	t <sub>CL</sub> (abs) -0.045	-	t <sub>CL</sub> (abs) -0.045	-	t <sub>CK</sub> (avg)	4,6
DQS, DQS# differential output high time (DBI-Enabled)	t <sub>QSH_DBI</sub>	t <sub>CH</sub> (abs) -0.045	-	t <sub>CH</sub> (abs) -0.045	-	t <sub>CK</sub> (avg)	5,6

Notes:

1. The deterministic component of the total timing. Measurement method tbd.
2. This parameter will be characterized and guaranteed by design.
3. This parameter is function of input clock jitter. These values assume the min  $t_{CH}(abs)$  and  $t_{CL}(abs)$ . When the input clock jitter min  $t_{CH}(abs)$  and  $t_{CL}(abs)$  is 0.44 or greater of  $t_{CK}(avg)$  the min value of  $t_{QSL}$  will be  $t_{CL}(abs)-0.04$  and  $t_{QSH}$  will be  $t_{CH}(abs)-0.04$ .
4.  $t_{QSL}$  describes the instantaneous differential output low pulse width on DQS\_t – DQS\_c, as it measured the next rising edge from an arbitrary falling edge.
5.  $t_{QSH}$  describes the instantaneous differential output high pulse width on DQS\_t – DQS\_c, as it measured the next rising edge from an arbitrary falling edge.
6. This parameter is function of input clock jitter. These values assume the min  $t_{CH}(abs)$  and  $t_{CL}(abs)$ . When the input clock jitter min  $t_{CH}(abs)$  and  $t_{CL}(abs)$  is 0.44 or greater of  $t_{CK}(avg)$  the min value of  $t_{QSL}$  will be  $t_{CL}(abs)-0.04$  and  $t_{QSH}$  will be  $t_{CH}(abs)-0.04$ .

## Read AC Timing

Parameter	Symbol	Min/Max	Data Rate		Unit	Notes
Read Timing			2400	3200		
READ preamble	$t_{RPRE}$	Min	1.8		$t_{CK}(avg)$	
0.5 Tck READ postamble	$t_{RPST}$	Min	0.4		$t_{CK}(avg)$	
1.5 Tck READ postamble	$t_{RPST}$	Min	1.4		$t_{CK}(avg)$	
DQ low-impedance time from CK_t, CK_c	$t_{LZ}(DQ)$	Min	$(RL \times t_{CK}) + t_{DQSK}(Min) - 200ps$		ps	
DQ high impedance time from CK_t, CK_c	$t_{HZ}(DQ)$	Max	$(RL \times t_{CK}) + t_{DQSK}(Max) + t_{DQSQ}(Max) + (BL/2 \times t_{CK}) - 100ps$		ps	
DQS_c low-impedance time from CK_t, CK_c	$t_{LZ}(DQS)$	Min	$(RL \times t_{CK}) + t_{DQSK}(Min) - (t_{RPRE}(Max) \times t_{CK}) - 200ps$		ps	
DQS_c high impedance time from CK_t, CK_c	$t_{HZ}(DQS)$	Max	$(RL \times t_{CK}) + t_{DQSK}(Max) + (BL/2 \times t_{CK}) + (RPST(Max) \times t_{CK}) + 100ps$		ps	
DQS-DQ skew	$t_{DQSQ}$	Max	0.18		UI	

## tDQSK Timing

Parameter	Symbol	Min	Max	Unit	Notes
DQS Output Access Time from CK_t/CK_c	$t_{DQSK}$	1.5	3.5	ns	1
DQS Output Access Time from CK_t/CK_c – Temperature Variation	$t_{DQSK\_temp}$	-	4	ps/°C	2
DQS Output Access Time from CK_t/CK_c – Voltage Variation	$t_{DQSK\_volt}$	-	7	ps/mV	3
CK to DQS Rank to Rank variation	$t_{DQSK\_rank2rank}$	-	1.0	ns	4,5

Notes:

- Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 Mv pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
- $t_{DQSK\_temp}$  max delay variation as a function of Temperature.
- $t_{DQSK\_volt}$  max delay variation as a function of DC voltage variation for  $V_{DDQ}$  and  $V_{DD2}$ .  $t_{DQSK\_volt}$  should be used to calculate timing variation due to  $V_{DDQ}$  and  $V_{DD2}$  noise < 20 MHz. Host controller do not need to account for any variation due to  $V_{DDQ}$  and  $V_{DD2}$  noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the  $Max[abs\{t_{DQSKmin}@V1 - t_{DQSKmax}@V2\}, abs\{t_{DQSKmax}@V1 - t_{DQSKmin}@V2\}]/abs\{V1 - V2\}$ . For tester measurement  $V_{DDQ} = V_{DD2}$  is assumed.
- The same voltage and temperature are applied to  $t_{DQSK\_rank2rank}$ .
- $t_{DQSK\_rank2rank}$  parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

**DRAM DQs In Receive Mode ( $UI = t_{CK(avg)min}/2$ )**

Symbol	Parameter	2400		3200		Unit	Notes
		Min	Max	Min	Max		
VdIVW_total	Rx Mask voltage – p-p total	-	140	-	140	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	-	0.25	UI	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	UI	1,2,4, 12
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	Mv	5,13
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45		0.45		UI	6
$t_{DQS2DQ}$	DQ to DQS offset	200	800	200	800	ps	7
$t_{DQ2DQ}$	DQ to DQ offset	-	30	-	30	ps	8
$t_{DQS2DQ\_temp}$	DQ to DQS offset temperature variation	-	0.6	-	0.6	ps/°C	9
$t_{DQS2DQ\_volt}$	DQ to DQS offset voltage variation	-	33	-	33	ps/50 Mv	10
SRIN_dIVW	Input Slew Rate over VdIVWJotal	1	7	1	7	V/ns	11
$t_{DQS2DQ\_rank2rank}$	DQ to DQS offset rank to rank variation	-	200	-	200	ps	14,15

Notes:

- 1.Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- 2.The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3.Rx mask voltage VdIVW total(max) must be centered around Vcent\_DQ(pin\_mid).
- 4.Vcent\_DQ must be within the adjustment range of the DQ internal Vref.
- 5.DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_DQ(pin\_mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_DQ.
- 6.DQ only minimum input pulse width defined at the Vcent\_DQ(pin\_mid).
- 7.DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- 8.DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 9.TDQS2DQ max delay variation as a function of temperature.
10. TDQS2DQ max delay variation as a function of the DC voltage variation for  $V_{DDQ}$  and  $V_{DD2}$ . It includes the  $V_{DDQ}$  and  $V_{DD2}$  AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement  $V_{DDQ} = V_{DD2}$  is assumed.
11. Input slew rate over VdIVW Mask centered at Vcent\_DQ(pin\_mid).
12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
13. VIHL\_AC does not have to be met when no transitions are occurring.
14. The same voltage and temperature are applied to  $t_{DQS2DQ\_rank2rank}$ .
15.  $t_{DQS2DQ\_rank2rank}$  parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

### Write AC Timing

Parameter	Symbol	Min/Max	Data Rate		Unit	Notes
Write Timing			2400	3200		
Write command to 1 <sup>st</sup> DQS latching	t <sub>DQSS</sub>	Min	0.75		t <sub>CK</sub> (avg)	
		Max	1.25			
DQS input high-level	t <sub>DQSH</sub>	Min	0.4		t <sub>CK</sub> (avg)	
DQS input low-level width	t <sub>DQSL</sub>	Min	0.4		t <sub>CK</sub> (avg)	
DQS falling edge to CK setup time	t <sub>DSS</sub>	Min	0.2		t <sub>CK</sub> (avg)	
DQS falling edge hold time from CK	t <sub>DSH</sub>	Min	0.2		t <sub>CK</sub> (avg)	
Write preamble	t <sub>WPRE</sub>	Min	1.8		t <sub>CK</sub> (avg)	
0.5 t <sub>CK</sub> Write postamble	t <sub>WPST</sub>	Min	0.4		t <sub>CK</sub> (avg)	1
1.5 t <sub>CK</sub> Write postamble	t <sub>WPST</sub>	Min	1.4		t <sub>CK</sub> (avg)	1

Notes:

1. The length of Write Postamble depends on MR3 OP1 setting.

### Power-Down AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Notes
Power Down Timing					
CKE minimum pulse width (HIGH and LOW pulse width)	$t_{CKE}$	Min	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	$t_{CMDCKE}$	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	$t_{CKELCK}$	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	$t_{CSCKE}$	Min	1.75	ns	
Valid CS Requirement after CKE Input low	$t_{CKELCS}$	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	$t_{CKCKEH}$	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	$t_{XP}$	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	$t_{CSCKEH}$	Min	1.75	ns	
Valid CS Requirement after CKE Input High	$t_{CKEHCS}$	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	$t_{MRWCKEL}$	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	$t_{ZQCKE}$	Min	Max(1.75ns, 3nCK)	ns	1

Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

**Command Address Input Parameters ( $UI = T_{ck(avg)min}/2$ )**

Symbol	Parameter	DQ-3200		Unit	Notes
		Min	Max		
VclVW	Rx Mask voltage – p-p	-	155	Mv	1,2,3
TclVW	Rx timing window	-	0.3	UI	1,2,3
VIHL_AC	CA AC input pulse amplitude pk-pk	190	-	Mv	4,7
TclPW	CA input pulse width	0.6		UI	5
SRIN_Ciww	Input Slew Rate over VclVW	1	7	V/ns	6

Notes:

- CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
- Rx mask voltage VclVW total(max) must be centered around Vcent\_CA(pin mid).
- Vcent\_CA must be within the adjustment range of the CA internal Vref.
- CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_CA(pin mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_CA.
- CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
- Input slew rate over VclVW Mask centered at Vcent\_CA(pin mid).
- VIHL\_AC does not have to be met when no transitions are occurring.

**Mode Register Read/Write AC timing**

Parameter	Symbol	Min/Max	Data Rate	Unit	Notes
Mode Register Read/Write Timing					
Additional time after Txp has expired until MRR command may be issued	$t_{MRRi}$	Min	$t_{RCD} + 3nCK$	-	
MODE REGISTER READ command period	$t_{MRR}$	Min	8	nCK	
MODE REGISTER WRITE command period	$t_{MRW}$	Min	MAX(10ns, 10nCK)	-	
Mode register set command delay	$t_{MRD}$	Min	max(14ns, 10nCK)	-	

**Self-Refresh Timing Parameters**

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
Self Refresh Timing					
Delay from SRE command to CK Input low	$t_{ESCKE}$	Min	Max(1.75ns, 3t <sub>CK</sub> )	ns	1
Minimum Self Refresh Time	$t_{SR}$	Min	Max(15ns, 3t <sub>CK</sub> )	ns	1
Exit Self Refresh to Valid commands	$t_{XSR}$	Min	Max(t <sub>RFCab</sub> + 7.5ns, 2t <sub>CK</sub> )	ns	1,2

Notes:

- Delay time has to satisfy both analog time(ns) and clock count(t<sub>CK</sub>). It means that t<sub>ESCKE</sub> will not expire until CK has toggled through at least 3 full cycles (3\*t<sub>CK</sub>) and 1.75ns has transpired.
- MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

### Command Bus Training AC Timing

Parameter	Symbol	Min/ Max	Data Rate		Unit	Notes
			2400	3200		
Command Bus Training Timing						
Valid Clock Requirement after CKE Input low	t <sub>CKELCK</sub>	Min	Max(5ns, 5nCK)		-	
Data Setup for V <sub>REF</sub> Training Mode	t <sub>DStrain</sub>	Min	2		ns	
Data Hold for V <sub>REF</sub> Training Mode	t <sub>DHtrain</sub>	Min	2		ns	
Asynchronous Data Read	t <sub>ADR</sub>	Max	20		ns	
CA Bus Training Command to CA Bus Training Command Delay	t <sub>CACD</sub>	Min	RU(t <sub>ADR</sub> /t <sub>CK</sub> )		t <sub>CK</sub>	2
Valid Strobe Requirement before CKE Low	t <sub>DQSCKE</sub>	Min	10		ns	1
First CA Bus Training Command Following CKE Low	t <sub>CAENT</sub>	Min	250		ns	
V <sub>REF</sub> Step Time -multiple steps	t <sub>VREFCA_LONG</sub>	Max	250		ns	
V <sub>ref</sub> Step Time -one step	t <sub>VREFCA_SHORT</sub>	Max	80		ns	
Valid Clock Requirement before CS High	t <sub>CKPRECS</sub>	Min	2t <sub>ck</sub> + t <sub>XP</sub> (t <sub>XP</sub> = max(7.5ns, 5nCK))		-	
Valid Clock Requirement after CS High	t <sub>CKPSTCS</sub>	Min	max(7.5ns, 5nCK))		-	
Minimum delay from CS to DQS toggle in command bus training	t <sub>CS_VREF</sub>	Min	2		t <sub>CK</sub>	
Minimum delay from CKE High to Strobe High Impedance	t <sub>CKEHDQS</sub>		10		ns	
Valid Clock Requirement before CKE input High	t <sub>CKCKEH</sub>	Min	Max(1.75ns, 3nCK)		-	
CA Bus Training CKE High to DQ Tri-state	t <sub>MRZ</sub>	Min	1.5		ns	
ODT turn-on Latency from CKE	t <sub>CKELODTon</sub>	Min	20		ns	
ODT tum-off Latency from CKE	t <sub>CKELODToff</sub>	Min	20		ns	
Exit Command Bus Training Mode to next valid command delay	t <sub>XCBT_Short</sub>	Min	Max(5nCK, 200ns)		-	3
	t <sub>XCBT_Middle</sub>	Min	Max(5nCK, 200ns)		-	
	t <sub>XCBT_Long</sub>	Min	Max(5nCK, 250ns)		-	

#### Notes:

1.  $DQS\_t$  has to retain a low level during  $t_{DQSCKE}$  period, as well as  $DQS\_c$  has to retain a high level.
2. If  $t_{CACD}$  is violated, the data for samples which violate  $t_{CACD}$  will not be available, except for the last sample (where  $t_{CACD}$  after this sample is met). Valid data for the last sample will be available after  $t_{ADR}$ .
3. Exit Command Bus Training Mode to next valid command delay Time depends on value of  $V_{REF}(CA)$  setting: MR12 OP[5:0] and  $V_{REF}(CA)$  Range: MR12 OP[6] of FSP-OP 0 and 1. Additionally exit Command Bus Training Mode to next valid command delay Time may affect  $V_{REF}(DQ)$  setting. Settling time of  $V_{REF}(DQ)$  level is same as  $V_{REF}(CA)$  level.

### Temperature Derating AC Timing

Parameter	Symbol	Min/ Max	Data Rate		Unit	Note
			2400	3200		
Temperature Derating <sup>1</sup>						
DQS output access time from CK_t/CK_c (derated)	t <sub>DQSK</sub>	Max	3600		ps	
RAS-to-CAS delay (derated)	t <sub>RCD</sub>	Min	t <sub>RCD</sub> + 1.875		ns	
ACTIVATE-to- ACTIVATE command period (derated)	t <sub>RC</sub>	Min	t <sub>RC</sub> + 3.75		ns	
Row active time (derated)	t <sub>RAS</sub>	Min	t <sub>RAS</sub> + 1.875		ns	
Row precharge time (derated)	t <sub>RP</sub>	Min	t <sub>RP</sub> + 1.875		ns	
Active bank A to active bank B (derated)	t <sub>RRD</sub>	Min	t <sub>RRD</sub> + 1.875		ns	

Notes:

1. Timing derating applies for operation at 85 °C to 105 °C.

***I<sub>DD</sub> Specification***V<sub>DD2</sub>, V<sub>DDQ</sub> = 1.06 ~ 1.17V, V<sub>DD1</sub> = 1.70 ~ 1.95V

Parameter	Supply	4Gbx32	8Gbx32	Units
		3200Mbps		
I <sub>DD01</sub>	V <sub>DD1</sub>	18	36	mA
I <sub>DD02</sub>	V <sub>DD2</sub>	79	158	mA
I <sub>DD0Q</sub>	V <sub>DDQ</sub>	0.5	1	mA
I <sub>DD2P1</sub>	V <sub>DD1</sub>	1.2	2.4	mA
I <sub>DD2P2</sub>	V <sub>DD2</sub>	2.5	5	mA
I <sub>DD2PQ</sub>	V <sub>DDQ</sub>	0.3	0.6	mA
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	1.2	2.4	mA
I <sub>DD2PS2</sub>	V <sub>DD2</sub>	2.5	5	mA
I <sub>DD2PSQ</sub>	V <sub>DDQ</sub>	0.3	0.6	mA
I <sub>DD2N1</sub>	V <sub>DD1</sub>	1.5	3	mA
I <sub>DD2N2</sub>	V <sub>DD2</sub>	35	70	mA
I <sub>DD2NQ</sub>	V <sub>DDQ</sub>	0.3	0.6	mA
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	1.5	3	mA
I <sub>DD2NS2</sub>	V <sub>DD2</sub>	25	50	mA
I <sub>DD2NSQ</sub>	V <sub>DDQ</sub>	0.3	0.6	mA
I <sub>DD3P1</sub>	V <sub>DD1</sub>	1.5	3	mA
I <sub>DD3P2</sub>	V <sub>DD2</sub>	15	30	mA
I <sub>DD3PQ</sub>	V <sub>DDQ</sub>	0.3	0.6	mA
I <sub>DD3PS1</sub>	V <sub>DD1</sub>	1.5	3	mA
I <sub>DD3PS2</sub>	V <sub>DD2</sub>	15	30	mA
I <sub>DD3PSQ</sub>	V <sub>DDQ</sub>	0.3	0.6	mA
I <sub>DD3N1</sub>	V <sub>DD1</sub>	2	4	mA
I <sub>DD3N2</sub>	V <sub>DD2</sub>	45	90	mA
I <sub>DD3NQ</sub>	V <sub>DDQ</sub>	0.5	1	mA
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	2	4	mA
I <sub>DD3NS2</sub>	V <sub>DD2</sub>	45	90	mA
I <sub>DD3NSQ</sub>	V <sub>DDQ</sub>	0.5	1	mA
I <sub>DD4R1</sub>	V <sub>DD1</sub>	3	4	mA
I <sub>DD4R2</sub>	V <sub>DD2</sub>	500	600	mA
I <sub>DD4RQ</sub>	V <sub>DDQ</sub>	300	360	mA
I <sub>DD4W1</sub>	V <sub>DD1</sub>	3	4	mA
I <sub>DD4W2</sub>	V <sub>DD1</sub>	400	480	mA
I <sub>DD4WQ</sub>	V <sub>DD1</sub>	3	4	mA
I <sub>DD51</sub>	V <sub>DD1</sub>	50	100	mA
I <sub>DD52</sub>	V <sub>DD2</sub>	120	240	mA
I <sub>DD5Q</sub>	V <sub>DDQ</sub>	0.5	1	mA
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	10	20	mA
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	53	106	mA
I <sub>DD5ABQ</sub>	V <sub>DDQ</sub>	0.5	1	mA
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	10	20	mA
I <sub>DD5PB2</sub>	V <sub>DD2</sub>	53	106	mA
I <sub>DD5PBQ</sub>	V <sub>DDQ</sub>	0.5	1	mA




***I<sub>DD6</sub> sepecification***

temperature	Parameter	Supply	4Gbx32	8Gbx32	Units
45°C	I <sub>DD61</sub>	V <sub>DD1</sub>	2.5	5	mA
	I <sub>DD62</sub>	V <sub>DD2</sub>	4	8	mA
	I <sub>DD6Q</sub>	V <sub>DDQ</sub>	0.5	1	mA
85°C	I <sub>DD61</sub>	V <sub>DD1</sub>	7.5	14	mA
	I <sub>DD62</sub>	V <sub>DD2</sub>	13	25	mA
	I <sub>DD6Q</sub>	V <sub>DDQ</sub>	0.5	1	mA


## Package Outlines

## Package outline for 4Gbit

BOTTOM VIEW




TOP VIEW




NOTE: ALL DIMENSIONS ARE IN MILLIMETERS.

Package outline for 8Gbit

BOTTOM VIEW



TOP VIEW



NOTE: ALL DIMENSIONS ARE IN MILLIMETERS.

### Revision History

Rev	History	Release Date	Remark
0.1	Initial release	Nov. 2018	
0.2	Add 4Gbx16, 8Gbx32, 2Gbx32, 2Gbx16 products	Aug. 2019	
0.3	1. I <sub>DD</sub> Specification update 2. Add Automotive A3 and A2 temperature grades 3. Package outline update for IM8G32L4HAB	Oct. 2019	
0.4	Revise the temperature range of Commercial and Industrial Grade	Nov. 2019	
0.5	1. Add High temp. and Extreme temp. (X-temp, Y-temp) 2. Revise Automotive Option 3. Revise Part Number Information 4. Revise Operating Temperature Range 5. Revise IC datasheet format	Nov. 2019	
0.6	1. Revise Part Number Information 2. Revise IC datasheet format	Dec. 2019	
1.0	1. Update I <sub>DD</sub> Specification 2. Revise IC datasheet format 3. Some typo correction 4. Formal release	Mar. 2020	
2.0	1. Revise the features of On-Chip ECC 2. Add On-Chip Error Correction Code information	Sep. 2020	
2.1	Revise Package Description in Features	Sep. 2021	
3.0	1. Remove 2Gbx16, 2Gbx32 and 4Gbx32 2. Revise the temperature specification	Feb, 2025	