

**IM24G32L4JCB**  
**24Gbit LPDDR4x SDRAM**  
**8 Bank x 96Mbit x 16 x 2 Channel**

	<b>046</b>
	LPDDR4-4266
Clock Cycle Time (tCK)	0.468ns
System Frequency (f <sub>CK(MAX)</sub> )	2133MHz

**Specification**

- Density: 24Gbits
- Organization: 8 Bank x 96Mbit x 16 x 2 Channel
- Data rate: 4266Mbps
- Double-Data Rate Architecture
- Bi-directional Data Strobe (DQS)
- Differential Clock Input (CK<sub>t</sub>, CK<sub>c</sub>)
- Differential Data Strobe (DQS<sub>t</sub>, DQS<sub>c</sub>)
- Command and Address entered positive CK edge;  
Data and Data Mask referenced to both edges of DQS
- DMI Pin
  - DBI (Data Bus Inversion) during normal Read and Write
  - Counting # of DQ's 1 for Masked Write when DBI on
  - DM (Data Mask) for Masked Write when DBI off
- 8 Internal Bank for each Channel
- Burst Length: 16, 32(OTF)
- Burst Type: Sequential
- Auto Precharge option for each Burst Access
- Configurable Drive Strength
- Refresh and Self Refresh mode
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- Internal V<sub>REF</sub> and V<sub>REF</sub> Training
- FIFO based Write/Read Training
- MPC (Multi-Purpose Command)
- LVSTLE (Low Voltage Swing Terminated Logic Extension) I/O
- Power Supply:
  - V<sub>DD1</sub> = 1.8V
  - V<sub>DD2</sub> = 1.1V
  - V<sub>DDQ</sub> = 0.6V
- V<sub>SSQ</sub> Termination
- Edge align Data Output;  
Center align for Write Training Data Input
- Refresh Rate: 3.9μs

**Option****Marking**

- |  |         |
|--|---------|
| • Capacity                                 |         |
| - 24Gbit                                   | 24G     |
| • DRAM I/O Width                           |         |
| - x32 (x16, 2Ch)                           | 32      |
| • Package                                  |         |
| - 200-Ball FBGA, Single Rank               | B       |
| • RoHS Compliance                          |         |
| - RoHS Compliance                          | G       |
| - Leaded                                   | [Blank] |
| • Speed                                    |         |
| - LPDDR4-4266 (0.468ns)                    | 046     |
| • Temperature (T <sub>CASE</sub> )         |         |
| - Commercial Temperature (-25 °C to 85 °C) | [Blank] |
| - Industrial Temperature (-40 °C to 95 °C) | I       |
| • Automotive Grade                         |         |
| - Non-Automotive Grade                     | [Blank] |

Example Part Number: IM24G32L4JCBG-046I

## Part Number Information

IM	24G	32	L4	J	C	B	G	-	046	(I)	()
<b>Intelligent Memory</b>										<b>Automotive Grade</b> Blank = Non-Automotive Grade	
<b>DRAM Density</b> 24G = 24Gbit										<b>Temperature</b> Blank = Commercial Temp -25°C to +85°C T <sub>CASE</sub> I = Industrial Temp -40°C to +95°C T <sub>CASE</sub>	
<b>DRAM I/O width</b> 32 = x32										<b>Speed</b> 046 = LPDDR4-4266	
<b>Memory Type</b> L4 = LPDDR4 & LPDDR4x										<b>RoHS Compliance</b> G = RoHS Compliance Blank = Leaded	
<b>Voltage</b> J = 1.8V/1.1V; V <sub>DDQ</sub> = 0.6V (LPDDR4x)										<b>Package</b> B = 200-Ball FBGA, Single Rank	
<b>DRAM Revision</b> C = Revision C											

## LPDDR4x SDRAM Addressing

Configuration		LPDDR4x
Memory Density		24Gbit
Configuration		8 Bank x 96Mb x 16 x 2 Channel
Number of Channel		2
Number of Rank		1
Total Density (per Channel)		12Gbit
Number of Bank (per Channel)		8
Number of Row (per Channel)		98,304
Number of Column (Fetch Boundaries)		64
Array Pre-Fetch (bit, per Channel)		256
Page Size (Byte)		2,048
Burst Starting Address Boundary		64bit
Bank Address		BA0 ~ BA2
x16	Row Address <sup>2</sup>	R0 ~ R16 (R15 = 0 when R16 = 1)
	Column Address <sup>1,2</sup>	C0 ~ C9

### Note:

- The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.
- Row and Column address values on the CA bus that are not used for a particular density be at valid logic level.

## Pin Configuration

### 200-Ball FBGA (x16,2Ch configuration)

0.80mm Pitch

	1	2	3	4	5	6	7	8	9	10	11	12
A	DNU	DNU	V <sub>SS</sub>	V <sub>DD2</sub>	ZQ0			NC	V <sub>DD2</sub>	V <sub>SS</sub>	DNU	DNU
B	DNU	DQ0_A	V <sub>DDQ</sub>	DQ7_A	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_A	V <sub>DDQ</sub>	DQ8_A	DNU
C	V <sub>SS</sub>	DQ1_A	DMIO_A	DQ6_A	V <sub>SS</sub>			V <sub>SS</sub>	DQ14_A	DM1_A	DQ9_A	V <sub>SS</sub>
D	V <sub>DDQ</sub>	V <sub>SS</sub>	DQS0_t_A	V <sub>SS</sub>	V <sub>DDQ</sub>			V <sub>DDQ</sub>	V <sub>SS</sub>	DQS1_t_A	V <sub>SS</sub>	V <sub>DDQ</sub>
E	V <sub>SS</sub>	DQ2_A	DQS0_c_A	DQ5_A	V <sub>SS</sub>			V <sub>SS</sub>	DQ13_A	DQS1_c_A	DQ10_A	V <sub>SS</sub>
F	V <sub>DD1</sub>	DQ3_A	V <sub>DDQ</sub>	DQ4_A	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_A	V <sub>DDQ</sub>	DQ11_A	V <sub>DD1</sub>
G	V <sub>SS</sub>	ODT_CA_A <sup>1</sup>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>
H	V <sub>DD2</sub>	CA0_A	NC	CS0_A	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_A	CA3_A	CA4_A	V <sub>DD2</sub>
J	V <sub>SS</sub>	CA1_A	V <sub>SS</sub>	CKE0_A	NC			CK_t_A	CK_c_A	V <sub>SS</sub>	CA5_A	V <sub>SS</sub>
K	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	DNU			NC	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>
L												
M												
N	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	DNU			DNU	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	V <sub>DD2</sub>
P	V <sub>SS</sub>	CA1_B	V <sub>SS</sub>	CKE0_B	NC			CK_t_B	CK_c_B	V <sub>SS</sub>	CA5_B	V <sub>SS</sub>
R	V <sub>DD2</sub>	CA0_B	NC	CS0_B	V <sub>DD2</sub>			V <sub>DD2</sub>	CA2_B	CA3_B	CA4_B	V <sub>DD2</sub>
T	V <sub>SS</sub>	ODT_CA_B <sup>1</sup>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	RESET_n	V <sub>SS</sub>
U	V <sub>DD1</sub>	DQ3_B	V <sub>DDQ</sub>	DQ4_B	V <sub>DD2</sub>			V <sub>DD2</sub>	DQ12_B	V <sub>DDQ</sub>	DQ11_B	V <sub>DD1</sub>
V	V <sub>SS</sub>	DQ2_B	DQS0_c_B	DQ5_B	V <sub>SS</sub>			V <sub>SS</sub>	DQ13_B	DQS1_c_B	DQ10_B	V <sub>SS</sub>
W	V <sub>DDQ</sub>	V <sub>SS</sub>	DQS0_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>			V <sub>DDQ</sub>	V <sub>SS</sub>	DQS1_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>
Y	V <sub>SS</sub>	DQ1_B	DMIO_B	DQ6_B	V <sub>SS</sub>			V <sub>SS</sub>	DQ14_B	DM1_B	DQ9_B	V <sub>SS</sub>
AA	DNU	DQ0_B	V <sub>DDQ</sub>	DQ7_B	V <sub>DDQ</sub>			V <sub>DDQ</sub>	DQ15_B	V <sub>DDQ</sub>	DQ8_B	DNU
AB	DNU	DNU	V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>			V <sub>SS</sub>	V <sub>DD2</sub>	V <sub>SS</sub>	DNU	DNU


#### Note:

1. ODT\_CA[x] balls are wired to ODT\_CA[x] pads of Rank 0 DRAM die. ODT\_CA[x] pads for other ranks (if present) are disabled in the package.
2. In case ODT function is not used, ODT pin should be considered as NC.
3. ODT will be connected to rank 0. The ODT input to rank 1 (if rank 2 is present) will be connected to ground in the package.

## Signal Pin Description

Pin	Type	Function
CK_t_[A,B], CK_c_[A,B]	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK.
CKE0_[A,B]	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code.
CS0_[A,B]	Input	<b>Chip Select:</b> CS is part of the command code.
CA[5:0]_[A,B]	Input	<b>Command/Address Input:</b> CA signals provide the command and address inputs according to the Command Truth Table.
ODT_CA_[A,B]	Input	<b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_[A,B]	I/O	<b>Data Input/Output:</b> Bi-direction data bus
DQS[1:0]_t_[A,B], DQS[1:0]_c_[A,B]	I/O	<b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair.
DMI[1:0]_[A,B]	Input	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ0	Reference	<b>Calibration Reference:</b> Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to V <sub>DDQ</sub> through a 240ohm $\pm$ 1% resistor.
RESET_n	Input	<b>RESET:</b> When asserted Low, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.
V <sub>DDQ</sub> , V <sub>DD1</sub> , V <sub>DD2</sub>	Supply	<b>Power Supplies:</b> Isolated on the die for improved noise immunity.
V <sub>SS</sub> , V <sub>SSQ</sub>	GND	<b>Ground Reference:</b> Power supply ground reference.
NC	-	<b>No Connect</b>


## Function Block Diagram




LPDDR4 SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram; they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see Section “Command Definition and Timing Diagram”.



**Note:**

1. From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
2. In IDLE state, all banks are precharged.
3. In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
4. In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
5. This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
6. States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
7. The RESET\_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET\_n.

## Power-up Initialization and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as below Table.

Item	MRS	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00 <sub>B</sub>	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0 <sub>B</sub>	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000 <sub>B</sub>	WL = 4
RL	MR2 OP[2:0]	000 <sub>B</sub>	RL = 6, nRTP = 8
nWR	MR1 OP[6:4]	000 <sub>B</sub>	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00 <sub>B</sub>	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 <sub>B</sub>	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 <sub>B</sub>	DQ ODT is disabled
V <sub>REFCA</sub> Setting	MR12 OP[6]	1 <sub>B</sub>	V <sub>REFCA</sub> Range[1] enabled
V <sub>REFCA</sub> Value	MR12 OP[5:0]	011101 <sub>B</sub>	Range1: 50.4% of V <sub>DD2</sub>
V <sub>REFDQ</sub> Setting	MR14 OP[6]	1 <sub>B</sub>	V <sub>REFDQ</sub> Range[1] enabled
V <sub>REFDQ</sub> Value	MR14 OP[5:0]	011101 <sub>B</sub>	Range1: 50.4% of V <sub>DDQ</sub>

## Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.


- While applying power (after Ta), RESET\_n is recommended to be LOW ( $\leq 0.2 \times V_{DD2}$ ) and all other inputs must be between V<sub>IL(min)</sub> and V<sub>IH(max)</sub>. The device outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in Table 8. V<sub>DD1</sub> must ramp at the same time or earlier than V<sub>DD2</sub>. V<sub>DD2</sub> must ramp at the same time or earlier than V<sub>DDQ</sub>.

After	Applicable Condition
Ta is reached	V <sub>DD1</sub> must be greater than V <sub>DD2</sub>
	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> – 200mV

### Note:

- Ta is the point when any power supply first reaches 300mV.
- Voltage ramp conditions in above table apply between Ta and power-off (controlled or uncontrolled).
- Tb is the point at which all supply and reference voltages are within their defined ranges.
- Power ramp duration t<sub>INIT0</sub> (Tb-Ta) must not exceed 20ms.
- The voltage difference between any V<sub>SS</sub> and V<sub>SSQ</sub> pins must not exceed 100mV.
- Following the completion of the voltage ramp (Tb), RESET\_n must be maintained LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during voltage ramp to avoid latch-up. CKE, CK\_t, CK\_c, CS\_n and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up.
- Beginning at Tb, RESET\_n must remain LOW for at least t<sub>INIT1</sub>(Tc), after which RESET\_n can be de-asserted to HIGH(Tc). At least 10ns before CKE de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".





**Note:**

1. Training is optional and may be done at the system architects discretion. The training sequence after ZQ\_CAL Latch (The Sequence7~9) in the above figure, is simplified recommendation and actual training sequence may vary depending on systems.
4. After RESET\_n is de-asserted (Tc), wait at least tINIT3 before activating CKE. Clock (CK\_t,CK\_c) is required to be start- ed and stabilized for tINIT4 before CKE goes active(Td). CS is required to be maintained LOW when controller activates CKE.
5. After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands (Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.
6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory (Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
7. After tZQLAT is satisfied (Th) the command bus (internal V<sub>REFCA</sub>, CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal V<sub>REF</sub> and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and V<sub>REFCA</sub> set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed. The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See command bus training in the MRW section for information on how to enter/ exit the training mode.
8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high(Ti). See write leveling section for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS\_t/\_c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
9. After write leveling, the DQ Bus (internal V<sub>REFDQ</sub>, DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust V<sub>REFDQ</sub> (Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and V<sub>REFDQ</sub> set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.



10. At  $T_k$  the LPDDR4 device is ready for normal operation and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

Parameter	Value		Unit	Comment
	Min	Max		
tINIT0		20	ms	Maximum Voltage Ramp Time
tINIT1	200		us	Minimum RESET_N Low time after completion of voltage ramp
tINIT2	10		ns	Minimum CKE Low time before RESET_n goes High
tINIT3	2		ms	Minimum CKE Low time after RESET_n goes High
tINIT4	5		tCK	Minimum stable clock before first CKE High
tINIT5	2		us	Minimum idle time before first MRW/MRR command
tZQCAL	1		us	ZQ Calibration time
tZQLAT	Max(30ns, 80tCK)		ns	ZQCAL latch quite time
tCKb	Note 1,2	Note 1,2	ns	Clock cycle time during boot

**Note:**

1. Min tCKb guaranteed by DRAM test is 18ns.
2. The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent.

## Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

1. Assert RESET\_n below  $0.2 \times V_{DD2}$  anytime when reset is needed. RESET\_n needs to be maintained for minimum tPW\_RESET. CKE must be pulled Low at least 10ns before de-asserting RESET\_n.
2. Repeat steps 4 to 10 in "Voltage Ramp and Device Initialization" section.

Parameter	Value		Unit	Comment
	Min	Max		
tIPW_RESET	100	-	ns	Minimum RESET_n low time for Reset Initialization with stable power

## Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW ( $\leq 0.2 \times V_{DD2}$ ) and all other inputs must be between  $V_{IL(min)}$  and  $V_{IH(max)}$ . The device's output remains at High-Z while CKE is held LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp to avoid latch-up. RESET\_n, CK\_t, CK\_c, CS and CA input levels must be between  $V_{SS}$  and  $V_{DD2}$  during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

Between	Applicable Conditions
Tx and Tx	$V_{DD1}$ must be greater than $V_{DD2}$
	$V_{DD2}$ must be greater than $V_{DDQ} - 200mV$

**Note:**

1. The voltage difference between any of  $V_{SS}$ ,  $V_{SSQ}$  pins must not exceed 100mV

## Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled.  $V_{DD1}$  and  $V_{DD2}$  must decrease with a slope lower than 0.5 V/ $\mu$ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Symbol	Value		Unit	Comment
	Min	Max		
tPOFF	-	2	s	Maximum Power-off ramp item

## Mode Register Definition

### Mode Register Assignment and Definition in LPDDR4x SDRAM

Below table shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

MR#	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
0	R	CATR	RFU	Single-ended mode	RZQI		RFU		Refresh mode	
1	W	RPST	nWR			RD-PRE	WR-PRE	BL		
2	W	WR Lev	WLS	WL			RL			
3	W	DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL	
4	R/W	TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate			
5	R	LPDDR4x Manufacturer ID								
6	R	Revision ID-1								
7	R	Revision ID-2								
8	R	I/O Width		Density				Type		
9	W	Vendor Specific Test Register								
10	W	RFU								ZQ-Reset
11	W	RFU	CA ODT			RFU	DQ ODT			
12	R/W	RFU	VR-CA	V <sub>REFCA</sub>						
13	W	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT	
14	R/W	RFU	VR-DQ	V <sub>REFDQ</sub>						
15	W	Lower-Byte Invert Register for DQ Calibration								
16	W	PASR Bank Mask								
17	W	PASR Segment Mask								
18	R	DQS Oscillator Count – LSB								
19	R	DQS Oscillator Count – MSB								
20	W	Upper-Byte Invert Register for DQ Calibration								
21	N/A	RFU		Low Speed CA Buffer	RFU					
22	W	RFU		ODT-CA	ODT-CS	ODT-CK	SoC ODT			
23	W	DQS Interval Timer Run Time Setting								
24	R/W	TRR mode	TRR mode BAn			Unlimited MAC	MAC Value			
25	R	Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0	
26:29	N/A	RFU								
30	N/A	Reserved for Testing – SDRAM will ignore								
31	N/A	RFU								
32	W	DQ Calibration Pattern “A” (Default = 5A <sub>H</sub> )								
33:38	N/A	Do Not Use								
39	N/A	Reserved for Testing – SDRAM will ignore								
40	W	DQ Calibration Pattern “B” (Default = 3C <sub>H</sub> )								
41:47	N/A	Do Not Use								
48:50	N/A	RFU								
51	W	RFU				Single-ended Clock	Single-ended WDQS	Single-ended RDQS	RFU	
52:63	N/A	RFU								

#### Note:

1. RFU bits shall be set to '0' during write.
2. RFU bits shall be read as '0' during read.
3. All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS<sub>t</sub>, DQS<sub>c</sub> shall be toggled.
4. All mode registers that are specified as RFU shall not be written.
5. Write to read-only registers shall have no impact on the functionality of the device.

## MR0 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
CATR	RFU	Single-ended mode	RZQI		RFU		Refresh mode

Function	Register Type	Operand	Data	Note
Refresh mode	Read-only	OP[0]	<b>0<sub>B</sub></b> : Both legacy & modified refresh mode supported <b>1<sub>B</sub></b> : Only modified refresh mode supported	
RZQI (Built-in Self-Test for RZQ)		OP[4:3]	<b>00<sub>B</sub></b> : RZQ self-test not supported <b>01<sub>B</sub></b> : ZQ-pin may connect to V <sub>SSQ</sub> or float <b>10<sub>B</sub></b> : ZQ-pin may short to V <sub>DDQ</sub> <b>11<sub>B</sub></b> : ZQ-pin self-test completed, no error condition detected (ZQ-pin may not connect to V <sub>SSQ</sub> or float, nor short to V <sub>DDQ</sub> )	1,2,3,4
Single-ended mode		OP[5]	<b>0<sub>B</sub></b> : Not support for Single-ended mode <b>1<sub>B</sub></b> : Support for Single-ended mode	6
CATR (CA Terminating Rank)		OP[7]	<b>0<sub>B</sub></b> : CA for this rank is not terminated <b>1<sub>B</sub></b> : Vendor specific	5

### Note:

- RZQI MR value, if supported, will be valid after the following sequence:
  - Completion of MPC ZQCAL Start command to either channel.
  - Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied. RZQI value will be lost after Reset.
- If the ZQ-pin is connected to V<sub>SSQ</sub> to set default calibration, OP[4:3] shall be set to 01B. If the ZQ-pin is not connected to V<sub>SSQ</sub>, either OP[4:3] = 01B or OP[4:3] = 10B might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- In the case of possible assembly error, the LPDDR4x device will default to factory trim settings for RON and will ignore ZQ calibration commands. In either case, the device may not function as intended.
- In ZQ self-test returns OP[4:3] = 11B, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240ohm ± 1%).
- CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.
- Support for Single-ended mode is optional. If supported, Single-ended Write DQS, Read DQS and CK can be enabled in MR51.

## MR1 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RPST	nWR (for AP)			RD-PRE	WR-PRE	BL	

Function	Register Type	Operand	Data	Note
BL (Burst Length)	Write-only	OP[1:0]	<b>00<sub>B</sub></b> : BL=16 Sequential (Default) <b>01<sub>B</sub></b> : BL=32 Sequential <b>10<sub>B</sub></b> : BL=16 or 32 Sequential (on-the-fly) <b>All others</b> : Reserved	1
WR-PRE (WR Pre-ambble Length)		OP[2]	<b>0<sub>B</sub></b> : Reserved <b>1<sub>B</sub></b> : WR Pre-ambble = 2 x tCK	5,6
RD-PRE (RD Pre-ambble Type)		OP[3]	<b>0<sub>B</sub></b> : RD Pre-ambble = Static (Default) <b>1<sub>B</sub></b> : RD Pre-ambble = Toggle	3,5,6
nWR (Write-Recovery for Auto-Precharge commands)		OP[6:4]	<b>000<sub>B</sub></b> : nWR = 6 (Default) <b>001<sub>B</sub></b> : nWR = 10 <b>010<sub>B</sub></b> : nWR = 16 <b>011<sub>B</sub></b> : nWR = 20 <b>100<sub>B</sub></b> : nWR = 24 <b>101<sub>B</sub></b> : nWR = 30 <b>110<sub>B</sub></b> : nWR = 34 <b>111<sub>B</sub></b> : nWR = 40	2,5,6
RPST (RD Post-ambble Length)		OP[7]	<b>0<sub>B</sub></b> : RD Post-ambble = 0.5 x tCK (Default) <b>1<sub>B</sub></b> : RD Post-ambble = 1.5 x tCK	4,5,6

### Note:

- Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.
- The programmed value of nWR is the number of clock cycles the LPDDR4x device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. See, "Frequency Ranges for RL, WL, and nWR Settings" later in this section.
- For Read operations this bit must be set to select between a "toggling" pre-ambble and a "non-toggling" pre-ambble. See the Read Pre-ambble and Post-ambble section in Operation timing for a drawing of each type of pre-ambble.
- OP[7] provides an optional READ post-ambble with an additional rising and falling edge of DQS<sub>t</sub>. The optional post-ambble cycle is provided for the benefit of certain memory controllers.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
- Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

## Read and Write Latencies

Read Latency		Write Latency		nWR	nRTP	Lower Clock Frequency Limit (Greater than)	Upper Clock Frequency Limit (Same or Less than)	Unit	Note
No DBI	w/ DBI	Set "A"	Set "B"						
6	6	4	4	6	8	10	266	MHz	1,2,3, 4,5,6
10	12	6	8	10	8	266	533		
14	16	8	12	16	8	533	800		
20	22	10	18	20	8	800	1066		
24	28	12	22	24	10	1066	1333		
28	32	14	26	30	12	1333	1600		
32	36	16	30	34	14	1600	1866		
36	40	18	34	40	16	1866	2133		

### Note:

- The LPDDR4x device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0B, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1B, then the "w/DBI" column should be used for Read Latency.
- Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0B, then Write Latency Set "A" should be used. When MR2 OP[6]=1B, then Write Latency Set "B" should be used.
- The programmed value of nWR is the number of clock cycles the LPDDR4x device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto precharge). It is determined by RU(tWR/tCK).
- The programmed value of nRTP is the number of clock cycles the LPDDR4x device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (auto precharge). It is determined by RU(tRTP/tCK).
- nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

## Burst Sequence for READ

BL	BT	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	Seq	V	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
		V	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3																
		V	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7																
		V	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B																
32	Seq	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		0 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
		1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	A	B	C	D	E	F	0	1	2	3
		1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
		1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B

### Note:

- C0-C1 are assumed to be "0" and are not transmitted on the command bus.
- The starting burst address is on 64-bit (4n) boundaries

## Burst Sequence for Write

BL	BT	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	Seq	V	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
32	Seq	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

### Note:

- C0-C1 are assumed to be "0" and are not transmitted on the command bus.
- The starting address is on 256-bit (16n) boundaries for Burst Length 16.
- The starting address is on 512-bit (32n) boundaries for Burst Length 32.
- C2-C3 shall be set to "0" for all Write Operation.

## MR2 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
WR Lev	WLS	WL			RL		

Function	Register Type	Operand	Data	Note
RL (Read Latency)	Write-only	OP[2:0]	<b>RL &amp; nRTP for DBI-RD Disabled (MR3 OP[6] = 0<sub>B</sub>)</b> <b>000<sub>B</sub>:</b> RL=6, nRTP=8 (Default) <b>001<sub>B</sub>:</b> RL=10, nRTP=8 <b>010<sub>B</sub>:</b> RL=14, nRTP=8 <b>011<sub>B</sub>:</b> RL=20, nRTP=8 <b>100<sub>B</sub>:</b> RL=24, nRTP=10 <b>101<sub>B</sub>:</b> RL=28, nRTP=12 <b>110<sub>B</sub>:</b> RL=32, nRTP=14 <b>111<sub>B</sub>:</b> RL=36, nRTP=16  <b>RL &amp; nRTP for DBI-RD Enabled (MR3 OP[6] = 1<sub>B</sub>)</b> <b>000<sub>B</sub>:</b> RL=6, nRTP=8 <b>001<sub>B</sub>:</b> RL=12, nRTP=8 <b>010<sub>B</sub>:</b> RL=16, nRTP=8 <b>011<sub>B</sub>:</b> RL=22, nRTP=8 <b>100<sub>B</sub>:</b> RL=28, nRTP=10 <b>101<sub>B</sub>:</b> RL=32, nRTP=12 <b>110<sub>B</sub>:</b> RL=36, nRTP=14 <b>111<sub>B</sub>:</b> RL=40, nRTP=16	1,3,4
WL (Write Latency)		OP[5:3]	<b>WL Set "A" (MR2 OP[6] = 0<sub>B</sub>)</b> <b>000<sub>B</sub>:</b> WL=4 (Default) <b>001<sub>B</sub>:</b> WL=6 <b>010<sub>B</sub>:</b> WL=8 <b>011<sub>B</sub>:</b> WL=10 <b>100<sub>B</sub>:</b> WL=12 <b>101<sub>B</sub>:</b> WL=14 <b>110<sub>B</sub>:</b> WL=16 <b>111<sub>B</sub>:</b> WL=18  <b>WL Set "B" (MR2 OP[6] = 1<sub>B</sub>)</b> <b>000<sub>B</sub>:</b> WL=4 <b>001<sub>B</sub>:</b> WL=8 <b>010<sub>B</sub>:</b> WL=12 <b>011<sub>B</sub>:</b> WL=18 <b>100<sub>B</sub>:</b> WL=22 <b>101<sub>B</sub>:</b> WL=26 <b>110<sub>B</sub>:</b> WL=30 <b>111<sub>B</sub>:</b> WL=34	1,3,4
WLS (Write Latency Set)		OP[6]	<b>0<sub>B</sub>:</b> WL Set "A" (Default) <b>1<sub>B</sub>:</b> WL Set "B"	1,3,4
WR Leveling		OP[7]	<b>0<sub>B</sub>:</b> Disabled (Default) <b>1<sub>B</sub>:</b> Enabled	2

**Note:**

- See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
- After a MRW to set the Write Leveling Enable bit (OP[7]=1<sub>B</sub>), the LPDDR4x device remains in the MRW state until another MRW command clears the bit (OP[7]=0<sub>B</sub>). No other commands are allowed until the Write Leveling Enable bit is cleared.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.



## MR3 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Note
PU-CAL (Pull-Up Calibration Point)	Write-only	OP[0]	<b>0<sub>B</sub></b> : $V_{DDQ} \times 0.6$ <b>1<sub>B</sub></b> : $V_{DDQ} \times 0.5$ (Default)	1,4
WR PST (WR Post-amble Length)		OP[1]	<b>0<sub>B</sub></b> : WR Post-amble = $0.5 \times tCK$ (Default) <b>1<sub>B</sub></b> : WR Post-amble = $1.5 \times tCK$ (Vendor Specific Function)	2,3,5
Post Package Repair Protection		OP[2]	<b>0<sub>B</sub></b> : PPR Protection disabled (Default) <b>1<sub>B</sub></b> : PPR Protection enabled	6
PDDS (Pull-Down Drive Strength)		OP[5:3]	<b>000<sub>B</sub></b> : RFU <b>001<sub>B</sub></b> : RZQ/1 <b>010<sub>B</sub></b> : RZQ/2 <b>011<sub>B</sub></b> : RZQ/3 <b>100<sub>B</sub></b> : RZQ/4 <b>101<sub>B</sub></b> : RZQ/5 <b>110<sub>B</sub></b> : RZQ/6 (Default) <b>111<sub>B</sub></b> : Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	<b>0<sub>B</sub></b> : Disabled (Default) <b>1<sub>B</sub></b> : Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	<b>0<sub>B</sub></b> : Disabled (Default) <b>1<sub>B</sub></b> : Enabled	2,3

### Note:

- All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
- For dual channel devices, PU-CAL setting is required as the same value for both Ch A and Ch B before issuing ZQ Cal start command.
- Refer to the supplier data sheet for vender specific function.  $1.5 \times tCK$  apply  $> 1.6\text{GHz}$  clock.
- If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

## MR4 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		

Function	Register Type	Operand	Data	Note
Refresh Rate	Read-only	OP[2:0]	<b>000<sub>B</sub></b> : SDRAM Low Temperature Operating Limit Exceeded <b>001<sub>B</sub></b> : 4x Refresh <b>010<sub>B</sub></b> : 2x Refresh <b>011<sub>B</sub></b> : 1x Refresh (Default) <b>100<sub>B</sub></b> : 0.5x Refresh <b>101<sub>B</sub></b> : 0.25x Refresh, no de-rating <b>110<sub>B</sub></b> : 0.25x Refresh, with de-rating <b>111<sub>B</sub></b> : SDRAM High Temperature Operating Limit Exceeded	1,2,3,4,7,8,9
SR Abort (Self-Refresh Abort)	Write-only	OP[3]	<b>0<sub>B</sub></b> : Disabled (Default) <b>1<sub>B</sub></b> : Enabled	9,11
PPRE (Post-Package Repair Entry/Exit)	Write-only	OP[4]	<b>0<sub>B</sub></b> : Exit PPR mode (Default) <b>1<sub>B</sub></b> : Enter PPR mode	5,9
Thermal Offset (Vendor Specific Function)	Write-only	OP[6:5]	<b>00<sub>B</sub></b> : No offset, 0 ~ 5 °C gradient (Default) <b>01<sub>B</sub></b> : 5 °C offset, 5 ~ 10 °C gradient <b>10<sub>B</sub></b> : 10 °C offset, 10 ~ 15 °C gradient <b>11<sub>B</sub></b> : Reserved	10
TUF (Temperature Update Flag)	Read-only	OP[7]	<b>0<sub>B</sub></b> : No change in OP[2:0] since last MR4 read (Default) <b>1<sub>B</sub></b> : Change in OP[2:0] since last MR4 read	6,7,8

### Note:

- The refresh rate for each MR4 OP[2:0] setting applies to tREFI, tREFIpb and tREFW. OP[2:0]=011B corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1<sub>B</sub>, the device temperature is greater than 85°C.
- At higher temperatures (>95°C), AC timing derating may be required. If derating is required the LPDDR4x will set OP[2:0]=110<sub>B</sub>. See derating timing requirements in the AC Timing section.
- DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- The device may not operate properly when OP[2:0]=000<sub>B</sub> or 111<sub>B</sub>.
- Post-package repair can be entered or exited by writing to OP[4].
- When OP[7]=1<sub>B</sub>, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- OP[7]=0<sub>B</sub> at power-up. OP[2:0] bits are valid after initialization sequence (Te).
- See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
- OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- Refer to the supplier data sheet for vendor specific function.

## MR5 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
LPDDR4x Manufacturer ID							

Function	Register Type	Operand	Data	Note
LPDDR4x Manufacturer ID	Read-only	OP[7:0]	<b>0000 0001<sub>B</sub></b> : SEC	

## MR6 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID-1							

Function	Register Type	Operand	Data	Note
LPDDR4x Revision ID-1	Read-only	OP[7:0]	<b>0000 1000<sub>B</sub></b> : H-version	1

### Note:

- MR6 is vendor specific.

## MR7 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID-2							

Function	Register Type	Operand	Data	Note
LPDDR4x Revision ID-2	Read-only	OP[7:0]	0000 0000 <sub>B</sub>	1

## Note:

- MR7 is vendor specific.

## MR8 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O Width		Density				Type	

Function	Register Type	Operand	Data	Note
Type	Read-only	OP[1:0]	00 <sub>B</sub> : LPDDR4 S16 SDRAM (16n pre-fetch) Standard V <sub>DDQ</sub> (1.1v) only 10 <sub>B</sub> : LPDDR4x S16 SDRAM (16n pre-fetch) Low V <sub>DDQ</sub> (0.6v) only Others: Reserved	
Density		OP[5:2]	0000 <sub>B</sub> : 4Gb Dual Channel die / 2Gb Single Channel die 0001 <sub>B</sub> : 6Gb Dual Channel die / 3Gb Single Channel die 0010 <sub>B</sub> : 8Gb Dual Channel die / 4Gb Single Channel die 0011 <sub>B</sub> : 12Gb Dual Channel die / 6Gb Single Channel die 0100 <sub>B</sub> : 16Gb Dual Channel die / 8Gb Single Channel die 0101 <sub>B</sub> : 24Gb Dual Channel die / 12Gb Single Channel die 0110 <sub>B</sub> : 32Gb Dual Channel die / 16Gb Single Channel die Others: Reserved	
I/O Width		OP[7:6]	00 <sub>B</sub> : x16 (per channel) Others: Reserved	

## MR9 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Vendor-Specific Test Register							

## Note:

- Only 00<sub>H</sub> should be written to this Register

## MR10 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU							ZQ-Reset

Function	Register Type	Operand	Data	Note
ZQ-Reset	Write-only	OP[0]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : ZQ Reset	1,2

## Note:

- See the AC Timing tables for calibration latency and timing
- If the ZQ-pin is connected to V<sub>DDQ</sub> through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V<sub>SS</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

## MR11 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU	CA ODT			RFU	DQ ODT		

Function	Register Type	Operand	Data	Note
DQ ODT (DQ Bus Receiver On-Die-Termination)	Write-only	OP[2:0]	<b>000<sub>B</sub></b> : Disable (Default) <b>001<sub>B</sub></b> : RZQ/1 <b>010<sub>B</sub></b> : RZQ/2 <b>011<sub>B</sub></b> : RZQ/3 <b>100<sub>B</sub></b> : RZQ/4 <b>101<sub>B</sub></b> : RZQ/5 <b>110<sub>B</sub></b> : RZQ/6 <b>111<sub>B</sub></b> : RFU	1,2,3
CA ODT (CA Bus Receiver On-Die-Termination)		OP[4:6]	<b>000<sub>B</sub></b> : Disable (Default) <b>001<sub>B</sub></b> : RZQ/1 <b>010<sub>B</sub></b> : RZQ/2 <b>011<sub>B</sub></b> : RZQ/3 <b>100<sub>B</sub></b> : RZQ/4 <b>101<sub>B</sub></b> : RZQ/5 <b>110<sub>B</sub></b> : RZQ/6 <b>111<sub>B</sub></b> : RFU	1,2,3

## Note:

1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.

## MR12 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU	VR-CA	V <sub>REFCA</sub>					

Function	Register Type	Operand	Data	Note
V <sub>REFCA</sub> (V <sub>REFCA</sub> Setting)	Read/Write	OP[5:0]	<b>00 0000<sub>B</sub>:</b> --- Thru --- <b>11 0010<sub>B</sub>:</b> See table below <b>Others:</b> Reserved	1,2,3,4, 5,6
V <sub>REFCA</sub> (V <sub>REFCA</sub> Range)		OP[6]	<b>0<sub>B</sub>:</b> V <sub>REFCA</sub> Range[0] enabled <b>1<sub>B</sub>:</b> V <sub>REFCA</sub> Range[1] enabled (Default)	1,2,3,4, 5,6

## Note:

- This register controls the V<sub>REFCA</sub> levels.
- A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- A write to OP[5:0] sets the internal V<sub>REFCA</sub> level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for V<sub>REFCA</sub> to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REFCA</sub> training for more information.
- A write to OP[6] switches the LPDDR4x between two internal V<sub>REFCA</sub> ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REFCA</sub> register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.

Function	Operand	Range[0] Values (% of V <sub>DDQ</sub> )		Range[1] Values (% of V <sub>DDQ</sub> )		Note
V <sub>REF</sub> Setting for MR12	OP[5:0]	<b>000000<sub>B</sub>:</b> 15.0%	<b>011010<sub>B</sub>:</b> 30.0%	<b>000000<sub>B</sub>:</b> 32.9%	<b>011010<sub>B</sub>:</b> 48.5%	1,2,3
		<b>000001<sub>B</sub>:</b> 15.6%	<b>011011<sub>B</sub>:</b> 31.2%	<b>000001<sub>B</sub>:</b> 33.5%	<b>011011<sub>B</sub>:</b> 49.1%	
		<b>000010<sub>B</sub>:</b> 16.2%	<b>011100<sub>B</sub>:</b> 31.8%	<b>000010<sub>B</sub>:</b> 34.1%	<b>011100<sub>B</sub>:</b> 49.7%	
		<b>000011<sub>B</sub>:</b> 16.8%	<b>011101<sub>B</sub>:</b> 32.4%	<b>000011<sub>B</sub>:</b> 34.7%	<b>011101<sub>B</sub>:</b> 50.3% (Default)	
		<b>000100<sub>B</sub>:</b> 17.4%	<b>011110<sub>B</sub>:</b> 33.0%	<b>000100<sub>B</sub>:</b> 35.3%	<b>011110<sub>B</sub>:</b> 50.9%	
		<b>000101<sub>B</sub>:</b> 18.0%	<b>011111<sub>B</sub>:</b> 33.6%	<b>000101<sub>B</sub>:</b> 35.9%	<b>011111<sub>B</sub>:</b> 51.5%	
		<b>000110<sub>B</sub>:</b> 18.6%	<b>100000<sub>B</sub>:</b> 34.2%	<b>000110<sub>B</sub>:</b> 36.5%	<b>100000<sub>B</sub>:</b> 52.1%	
		<b>000111<sub>B</sub>:</b> 19.2%	<b>100001<sub>B</sub>:</b> 34.8%	<b>000111<sub>B</sub>:</b> 37.1%	<b>100001<sub>B</sub>:</b> 52.7%	
		<b>001000<sub>B</sub>:</b> 19.8%	<b>100010<sub>B</sub>:</b> 35.4%	<b>001000<sub>B</sub>:</b> 37.7%	<b>100010<sub>B</sub>:</b> 53.3%	
		<b>001001<sub>B</sub>:</b> 20.4%	<b>100011<sub>B</sub>:</b> 36.0%	<b>001001<sub>B</sub>:</b> 38.3%	<b>100011<sub>B</sub>:</b> 53.9%	
		<b>001010<sub>B</sub>:</b> 21.0%	<b>100100<sub>B</sub>:</b> 36.6%	<b>001010<sub>B</sub>:</b> 38.9%	<b>100100<sub>B</sub>:</b> 54.5%	
		<b>001011<sub>B</sub>:</b> 21.6%	<b>100101<sub>B</sub>:</b> 37.2%	<b>001011<sub>B</sub>:</b> 39.5%	<b>100101<sub>B</sub>:</b> 55.1%	
		<b>001100<sub>B</sub>:</b> 22.2%	<b>100110<sub>B</sub>:</b> 37.8%	<b>001100<sub>B</sub>:</b> 40.1%	<b>100110<sub>B</sub>:</b> 55.7%	
		<b>001101<sub>B</sub>:</b> 22.8%	<b>100111<sub>B</sub>:</b> 38.4%	<b>001101<sub>B</sub>:</b> 40.7%	<b>100111<sub>B</sub>:</b> 56.3%	
		<b>001110<sub>B</sub>:</b> 23.4%	<b>101000<sub>B</sub>:</b> 39.0%	<b>001110<sub>B</sub>:</b> 41.3%	<b>101000<sub>B</sub>:</b> 56.9%	
		<b>001111<sub>B</sub>:</b> 24.0%	<b>101001<sub>B</sub>:</b> 39.6%	<b>001111<sub>B</sub>:</b> 41.9%	<b>101001<sub>B</sub>:</b> 57.5%	
		<b>010000<sub>B</sub>:</b> 24.6%	<b>101010<sub>B</sub>:</b> 40.2%	<b>010000<sub>B</sub>:</b> 42.5%	<b>101010<sub>B</sub>:</b> 58.1%	
		<b>010001<sub>B</sub>:</b> 25.2%	<b>101011<sub>B</sub>:</b> 40.8%	<b>010001<sub>B</sub>:</b> 43.1%	<b>101011<sub>B</sub>:</b> 58.7%	
		<b>010010<sub>B</sub>:</b> 25.8%	<b>101100<sub>B</sub>:</b> 41.4%	<b>010010<sub>B</sub>:</b> 43.7%	<b>101100<sub>B</sub>:</b> 59.3%	
		<b>010011<sub>B</sub>:</b> 26.4%	<b>101101<sub>B</sub>:</b> 42.0%	<b>010011<sub>B</sub>:</b> 44.3%	<b>101101<sub>B</sub>:</b> 59.9%	
		<b>010100<sub>B</sub>:</b> 27.0%	<b>101110<sub>B</sub>:</b> 42.6%	<b>010100<sub>B</sub>:</b> 44.9%	<b>101110<sub>B</sub>:</b> 60.5%	
		<b>010101<sub>B</sub>:</b> 27.6%	<b>101111<sub>B</sub>:</b> 43.2%	<b>010101<sub>B</sub>:</b> 45.5%	<b>101111<sub>B</sub>:</b> 61.1%	
		<b>010110<sub>B</sub>:</b> 28.2%	<b>110000<sub>B</sub>:</b> 43.8%	<b>010110<sub>B</sub>:</b> 46.1%	<b>110000<sub>B</sub>:</b> 61.7%	
		<b>010111<sub>B</sub>:</b> 28.8%	<b>110001<sub>B</sub>:</b> 44.4%	<b>010111<sub>B</sub>:</b> 46.7%	<b>110001<sub>B</sub>:</b> 62.3%	
		<b>011000<sub>B</sub>:</b> 29.4%	<b>110010<sub>B</sub>:</b> 45.0%	<b>011000<sub>B</sub>:</b> 47.3%	<b>110010<sub>B</sub>:</b> 62.9%	
		<b>011001<sub>B</sub>:</b> 30.0%	<b>Others:</b> Reserved	<b>011001<sub>B</sub>:</b> 47.9%	<b>Others:</b> Reserved	

## Note:

- These values may be used for MR12 OP[5:0] to set the V<sub>REFCA</sub> levels in the LPDDR4x.
- The range may be selected in the MR12 register by setting OP[6] appropriately.
- The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.

## MR13 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Note
CBT (Command Bus Training)	Write-only	OP[0]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : Command Bus Training mode Enabled	1
RPT (Read Preamble Training)		OP[1]	0 <sub>B</sub> : Disable (Default) 1 <sub>B</sub> : Enable	
VRO (V <sub>REF</sub> Output)		OP[2]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : Output the V <sub>REFCA</sub> and V <sub>REFDQ</sub> values on DQ bits	2
VRCG (V <sub>REF</sub> Current Generator)		OP[3]	0 <sub>B</sub> : Normal Operation (Default) 1 <sub>B</sub> : V <sub>REF</sub> Fast Response (High Current) mode	3
RRO (Refresh Rate Option)		OP[4]	0 <sub>B</sub> : Disable codes 001 and 010 in MR4 OP[2:0] 1 <sub>B</sub> : Enable all codes in MR4 OP[2:0]	4,5
DMD (Data Mask Disable)		OP[5]	0 <sub>B</sub> : Data Mask Operation Enabled (Default) 1 <sub>B</sub> : Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write/Read)		OP[6]	0 <sub>B</sub> : Frequency-Set-Point[0] (Default) 1 <sub>B</sub> : Frequency-Set-Point[1]	7
FSP-OP (Frequency Set Point Operation mode)		OP[7]	0 <sub>B</sub> : Frequency-Set-Point[0] (Default) 1 <sub>B</sub> : Frequency-Set-Point[1]	8

### Note:

1. A write to set OP[0]=1<sub>B</sub> causes the LPDDR4x to enter the Command Bus training mode. When OP[0]=1<sub>B</sub> and CKE goes Low, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0<sub>B</sub>) and return to normal operation. See the Command Bus Training section for more information.
2. When set, the LPDDR4x will output the V<sub>REFCA</sub> and V<sub>REFDQ</sub> voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V<sub>REF</sub> levels. The DQ pins used for V<sub>REF</sub> output are vendor specific.
3. When OP[3]=1<sub>B</sub>, the V<sub>REF</sub> circuit uses a high-current mode to improve V<sub>REF</sub> settling time.
4. MR13 OP[4] RRO bit is valid only when MR0 OP[0]= 1<sub>B</sub>. For LPDDR4x devices with MR0 OP[0] = 0<sub>B</sub>, MR4 OP[2:0] bits are not dependent on MR13 OP4.
5. When OP[4] = 0<sub>B</sub>, only 001<sub>B</sub> and 010<sub>B</sub> in MR4 OP[2:0] are disabled. LPDDR4x devices must report 011<sub>B</sub> instead of 001<sub>B</sub> or 010<sub>B</sub> in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
6. When enabled (OP[5]=0<sub>B</sub>) data masking is enabled for the device. When disabled (OP[5]=1<sub>B</sub>), masked write command is illegal. See LPDDR4x Data Mask (DM) and Data Bus Inversion (DBI<sub>dc</sub>) Function in operation timing datasheet.
7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V<sub>REFCA</sub> Setting, V<sub>REFCA</sub> Range, V<sub>REFDQ</sub> Setting, V<sub>REFDQ</sub> Range. For more information, refer to Frequency Set Point section in operations and timing spec.
8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V<sub>REFCA</sub> Setting, V<sub>REFCA</sub> Range, V<sub>REFDQ</sub> Setting, V<sub>REFDQ</sub> Range. For more information, refer to Frequency Set Point section in operations and timing spec.

## MR14 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU	VR-DQ	V <sub>REFDQ</sub>					

Function	Register Type	Operand	Data	Note
V <sub>REFDQ</sub> (V <sub>REFDQ</sub> Setting)	Read/Write	OP[5:0]	<b>00 0000<sub>B</sub>:</b> --- Thru --- <b>11 0010<sub>B</sub>:</b> See table below <b>Others:</b> Reserved	1,2,3,4, 5,6
V <sub>REFDQ</sub> (V <sub>REFDQ</sub> Range)		OP[6]	<b>0<sub>B</sub>:</b> V <sub>REFDQ</sub> Range[0] enabled <b>1<sub>B</sub>:</b> V <sub>REFDQ</sub> Range[1] enabled (Default)	1,2,3,4, 5,6

## Note:

- This register controls the V<sub>REFDQ</sub> levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(DQ)[1] may be selected by setting OP[6] appropriately.
- A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- A write to OP[5:0] sets the internal V<sub>REFDQ</sub> level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for V<sub>REFDQ</sub> to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REFDQ</sub> training for more information.
- A write to OP[6] switches the LPDDR4x between two internal V<sub>REFDQ</sub> ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REFDQ</sub> register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.

Function	Operand	Range[0] Values (% of V <sub>DDQ</sub> )		Range[1] Values (% of V <sub>DDQ</sub> )		Note
V <sub>REF</sub> Setting for MR14	OP[5:0]	<b>000000<sub>B</sub>:</b> 15.0%	<b>011010<sub>B</sub>:</b> 30.0%	<b>000000<sub>B</sub>:</b> 32.9%	<b>011010<sub>B</sub>:</b> 48.5%	1,2,3
		<b>000001<sub>B</sub>:</b> 15.6%	<b>011011<sub>B</sub>:</b> 31.2%	<b>000001<sub>B</sub>:</b> 33.5%	<b>011011<sub>B</sub>:</b> 49.1%	
		<b>000010<sub>B</sub>:</b> 16.2%	<b>011100<sub>B</sub>:</b> 31.8%	<b>000010<sub>B</sub>:</b> 34.1%	<b>011100<sub>B</sub>:</b> 49.7%	
		<b>000011<sub>B</sub>:</b> 16.8%	<b>011101<sub>B</sub>:</b> 32.4%	<b>000011<sub>B</sub>:</b> 34.7%	<b>011101<sub>B</sub>:</b> 50.3% (Default)	
		<b>000100<sub>B</sub>:</b> 17.4%	<b>011110<sub>B</sub>:</b> 33.0%	<b>000100<sub>B</sub>:</b> 35.3%	<b>011110<sub>B</sub>:</b> 50.9%	
		<b>000101<sub>B</sub>:</b> 18.0%	<b>011111<sub>B</sub>:</b> 33.6%	<b>000101<sub>B</sub>:</b> 35.9%	<b>011111<sub>B</sub>:</b> 51.5%	
		<b>000110<sub>B</sub>:</b> 18.6%	<b>100000<sub>B</sub>:</b> 34.2%	<b>000110<sub>B</sub>:</b> 36.5%	<b>100000<sub>B</sub>:</b> 52.1%	
		<b>000111<sub>B</sub>:</b> 19.2%	<b>100001<sub>B</sub>:</b> 34.8%	<b>000111<sub>B</sub>:</b> 37.1%	<b>100001<sub>B</sub>:</b> 52.7%	
		<b>001000<sub>B</sub>:</b> 19.8%	<b>100010<sub>B</sub>:</b> 35.4%	<b>001000<sub>B</sub>:</b> 37.7%	<b>100010<sub>B</sub>:</b> 53.3%	
		<b>001001<sub>B</sub>:</b> 20.4%	<b>100011<sub>B</sub>:</b> 36.0%	<b>001001<sub>B</sub>:</b> 38.3%	<b>100011<sub>B</sub>:</b> 53.9%	
		<b>001010<sub>B</sub>:</b> 21.0%	<b>100100<sub>B</sub>:</b> 36.6%	<b>001010<sub>B</sub>:</b> 38.9%	<b>100100<sub>B</sub>:</b> 54.5%	
		<b>001011<sub>B</sub>:</b> 21.6%	<b>100101<sub>B</sub>:</b> 37.2%	<b>001011<sub>B</sub>:</b> 39.5%	<b>100101<sub>B</sub>:</b> 55.1%	
		<b>001100<sub>B</sub>:</b> 22.2%	<b>100110<sub>B</sub>:</b> 37.8%	<b>001100<sub>B</sub>:</b> 40.1%	<b>100110<sub>B</sub>:</b> 55.7%	
		<b>001101<sub>B</sub>:</b> 22.8%	<b>100111<sub>B</sub>:</b> 38.4%	<b>001101<sub>B</sub>:</b> 40.7%	<b>100111<sub>B</sub>:</b> 56.3%	
		<b>001110<sub>B</sub>:</b> 23.4%	<b>101000<sub>B</sub>:</b> 39.0%	<b>001110<sub>B</sub>:</b> 41.3%	<b>101000<sub>B</sub>:</b> 56.9%	
		<b>001111<sub>B</sub>:</b> 24.0%	<b>101001<sub>B</sub>:</b> 39.6%	<b>001111<sub>B</sub>:</b> 41.9%	<b>101001<sub>B</sub>:</b> 57.5%	
		<b>010000<sub>B</sub>:</b> 24.6%	<b>101010<sub>B</sub>:</b> 40.2%	<b>010000<sub>B</sub>:</b> 42.5%	<b>101010<sub>B</sub>:</b> 58.1%	
		<b>010001<sub>B</sub>:</b> 25.2%	<b>101011<sub>B</sub>:</b> 40.8%	<b>010001<sub>B</sub>:</b> 43.1%	<b>101011<sub>B</sub>:</b> 58.7%	
		<b>010010<sub>B</sub>:</b> 25.8%	<b>101100<sub>B</sub>:</b> 41.4%	<b>010010<sub>B</sub>:</b> 43.7%	<b>101100<sub>B</sub>:</b> 59.3%	
		<b>010011<sub>B</sub>:</b> 26.4%	<b>101101<sub>B</sub>:</b> 42.0%	<b>010011<sub>B</sub>:</b> 44.3%	<b>101101<sub>B</sub>:</b> 59.9%	
		<b>010100<sub>B</sub>:</b> 27.0%	<b>101110<sub>B</sub>:</b> 42.6%	<b>010100<sub>B</sub>:</b> 44.9%	<b>101110<sub>B</sub>:</b> 60.5%	
		<b>010101<sub>B</sub>:</b> 27.6%	<b>101111<sub>B</sub>:</b> 43.2%	<b>010101<sub>B</sub>:</b> 45.5%	<b>101111<sub>B</sub>:</b> 61.1%	
		<b>010110<sub>B</sub>:</b> 28.2%	<b>110000<sub>B</sub>:</b> 43.8%	<b>010110<sub>B</sub>:</b> 46.1%	<b>110000<sub>B</sub>:</b> 61.7%	
		<b>010111<sub>B</sub>:</b> 28.8%	<b>110001<sub>B</sub>:</b> 44.4%	<b>010111<sub>B</sub>:</b> 46.7%	<b>110001<sub>B</sub>:</b> 62.3%	
		<b>011000<sub>B</sub>:</b> 29.4%	<b>110010<sub>B</sub>:</b> 45.0%	<b>011000<sub>B</sub>:</b> 47.3%	<b>110010<sub>B</sub>:</b> 62.9%	
		<b>011001<sub>B</sub>:</b> 30.0%	<b>Others:</b> Reserved	<b>011001<sub>B</sub>:</b> 47.9%	<b>Others:</b> Reserved	

## Note:

- These values may be used for MR14 OP[5:0] to set the V<sub>REFDQ</sub> levels in the LPDDR4x.
- The range may be selected in the MR14 register by setting OP[6] appropriately.
- The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.



## MR15 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Lower-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Note
Lower-Byte Invert Register for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: <b>0<sub>B</sub></b> : Do not invert <b>1<sub>B</sub></b> : Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0] = 55 <sub>H</sub>	1,2,3

### Note:

- This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
- DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

Pin	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

## MR16 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
PASR Bank Mask							

Function	Register Type	Operand	Data	Note
Bank[7:0] Mask	Write-only	OP[7:0]	<b>0<sub>B</sub></b> : Bank Refresh Enabled (Default): Unmasked <b>1<sub>B</sub></b> : Bank Refresh Disabled: Masked	1

OP	Bank Mask	8-Bank SDRAM
0	XXXX XXX1	Bank 0
1	XXXX XX1X	Bank 1
2	XXXX X1XX	Bank 2
3	XXXX 1XXX	Bank 3
4	XXX1 XXXX	Bank 4
5	XX1X XXXX	Bank 5
6	X1XX XXXX	Bank 6
7	1XXX XXXX	Bank 7

### Note:

- When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
- PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

## MR17 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
PASR Segment Mask									
Function		Register Type	Operand	Data				Note	
PASR Segment Mask		Write-only	OP[7:0]	0 <sub>B</sub> : Segment Refresh Enabled (Default) 1 <sub>B</sub> : Segment Refresh Disabled					
Segment	OP	Segment Mask	2Gb per Channel	3Gb per Channel	4Gb per Channel	6Gb per Channel	8Gb per Channel	12Gb per Channel	16Gb per Channel
			R13:11	R14:12	R14:12	R15:13	R15:13	R16:14	R16:14
0	0	XXXX XXX1	000 <sub>B</sub>						
1	1	XXXX XX1X	001 <sub>B</sub>						
2	2	XXXX X1XX	010 <sub>B</sub>						
3	3	XXXX 1XXX	011 <sub>B</sub>						
4	4	XXX1 XXXX	100 <sub>B</sub>						
5	5	XX1X XXXX	101 <sub>B</sub>						
6	6	X1XX XXXX	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>	Not Allowed	110 <sub>B</sub>
7	7	1XXX XXXX	111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>		111 <sub>B</sub>

- Note:**
- This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
  - PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.
  - For 3Gb, 6Gb, and 12Gb per channel densities, OP[7:6] must always be LOW (=00<sub>B</sub>).

## MR18 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
DQS Oscillator Count – LSB								
Function	Register Type	Operand	Data					Note
DQS Oscillator Count (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 LSB DRAM DQS Oscillator Count					1,2,3

- Note:**
- MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
  - Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
  - A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

## MR19 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
DQS Oscillator Count – MSB								
Function	Register Type	Operand	Data					Note
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count					1,2,3

- Note:**
- MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
  - Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
  - A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

## MR20 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
-----	-----	-----	-----	-----	-----	-----	-----

Upper-Byte Invert Register for DQ Calibration

Function	Register Type	Operand	Data	Note
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane: <b>0<sub>B</sub></b> : Do not invert <b>1<sub>B</sub></b> : Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0] = 55 <sub>H</sub>	1,2

### Note:

- This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101<sub>B</sub>, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
- DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

## MR21 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
-----	-----	-----	-----	-----	-----	-----	-----

RFU

Low Speed  
CA Buffer

RFU

Function	Register Type	Operand	Data	Note
Low Speed CA Buffer	Write-only	OP[5]	<b>0<sub>B</sub></b> : Normal CA Buffer (Default) <b>1<sub>B</sub></b> : Low Speed CA Buffer	1,2,3,4, 5,6,7

### Note:

- Support for the Low Speed CA Buffer feature enabled by MR21 OP[5] is optional. Refer to manufacturer data sheet for availability.
- Low Speed CA Buffer feature can enable lower power for some manufacturers' designs. The maximum clock speed for this mode is vendor-specific but is not above 800MHz. Refer to manufacturer data sheet for details.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
- After completing all the other MRW commands to set the values besides MR21 OP[5] setting, MR21 OP[5] can be enabled to "High". Low Power CA Buffer cannot be enabled prior to full device initialization (completion of Step 9 in power up sequence).
- Low speed CA buffer is allowed to be enabled only when CA ODT is disabled.
- SDRAM not supporting Low Speed CA Buffer will ignore MR21 OP[5] setting.

## MR22 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU		ODT-CA	ODT-CS	ODT-CK	SoC ODT		

Function	Register Type	Operand	Data	Note
SoC ODT (Controller ODT value for $V_{OH}$ Calibration)	Write-only	OP[2:0]	<b>000<sub>B</sub></b> : Disable (Default) <b>001<sub>B</sub></b> : RZQ/1 (Illegal if MR3 OP0 = 0 <sub>B</sub> ) <b>010<sub>B</sub></b> : RZQ/2 <b>011<sub>B</sub></b> : RZQ/3 (Illegal if MR3 OP0 = 0 <sub>B</sub> ) <b>100<sub>B</sub></b> : RZQ/4 <b>101<sub>B</sub></b> : RZQ/5 (Illegal if MR3 OP0 = 0 <sub>B</sub> ) <b>110<sub>B</sub></b> : RZQ/6 (Illegal if MR3 OP0 = 0 <sub>B</sub> ) <b>111<sub>B</sub></b> : RFU	1,2,3
ODT-CK		OP[3]	ODT bond PAD is ignored <b>0<sub>B</sub></b> : ODT-CK Enabled (Default) <b>1<sub>B</sub></b> : ODT-CK Disabled	2,3,4
ODT-CS		OP[4]	ODT bond PAD is ignored <b>0<sub>B</sub></b> : ODT-CS Enabled (Default) <b>1<sub>B</sub></b> : ODT-CS Disabled	2,3,4
ODTD-CA (CA ODT Termination Disable)		OP[5]	ODT bond PAD is ignored <b>0<sub>B</sub></b> : ODT-CA Obeyes ODT_CA bond pad (Default) <b>1<sub>B</sub></b> : ODT-CS Disabled	2,3,4

### Note:

- All values are "typical".
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
- LPDDR4x device ignore ODT bond PAD

$V_{OH}$ CAL (MR3 OP0)		SoC ODT Value (MR22 OP[2:0])							
		000 <sub>B</sub>	001 <sub>B</sub>	010 <sub>B</sub>	011 <sub>B</sub>	100 <sub>B</sub>	101 <sub>B</sub>	110 <sub>B</sub>	111 <sub>B</sub>
<b>0<sub>B</sub></b> ( $V_{OH} = V_{DDQ} \times 3/5$ )	SoC ODT	Disable	Illegal	RZQ/2 = 120ohm	Illegal	RZQ/4 = 60ohm	Illegal	Illegal	RFU
	DRAM Pull-Up	Default	N/A	RZQ/3 = 80ohm	N/A	RZQ/6 = 40ohm	N/A	N/A	RFU
<b>1<sub>B</sub></b> ( $V_{OH} = V_{DDQ} / 2$ )	SoC ODT	Disable	RZQ/1 = 240ohm	RZQ/2 = 120ohm	RZQ/3 = 80ohm	RZQ/4 = 60ohm	RZQ/5 = 48ohm	RZQ/6 = 40ohm	RFU
	DRAM Pull-Up	Default	RZQ/1 = 240ohm	RZQ/2 = 120ohm	RZQ/3 = 80ohm	RZQ/4 = 60ohm	RZQ/5 = 48ohm	RZQ/6 = 40ohm	RFU

### Note:

- There is no corresponding RZQ/x value for 001<sub>B</sub>, 011<sub>B</sub>, 101<sub>B</sub>, 110<sub>B</sub> when MR3 OP0 = 0<sub>B</sub> to support 3/5  $V_{DDQ}$   $V_{OH}$  value.

## MR23 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQS Interval Timer Run Time Setting							

Function	Register Type	Operand	Data	Note
DQS Interval Timer Run Time	Write-only	OP[7:0]	<b>0000 0000<sub>B</sub></b> : DQS Interval Timer stops via MPC Command (Default) <b>0000 0001<sub>B</sub></b> : DQS Timer stops automatically at 16 <sup>th</sup> clocks after timer start <b>0000 0010<sub>B</sub></b> : DQS Timer stops automatically at 32 <sup>th</sup> clocks after timer start <b>0000 0011<sub>B</sub></b> : DQS Timer stops automatically at 48 <sup>th</sup> clocks after timer start <b>0000 0100<sub>B</sub></b> : DQS Timer stops automatically at 64 <sup>th</sup> clocks after timer start -----Thru----- <b>0011 1111<sub>B</sub></b> : DQS Timer stops automatically at (63x16) <sup>th</sup> clocks after timer start <b>01XX XXXX<sub>B</sub></b> : DQS Timer stops automatically at 2048 <sup>th</sup> clocks after timer start <b>10XX XXXX<sub>B</sub></b> : DQS Timer stops automatically at 4096 <sup>th</sup> clocks after timer start <b>11XX XXXX<sub>B</sub></b> : DQS Timer stops automatically at 8192 <sup>th</sup> clocks after timer start	1,2

## Note:

1. MPC command with OP[6:0]=1001 101<sub>B</sub> (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 0000 0000<sub>B</sub>.
2. MPC command with OP[6:0]=1001 101<sub>B</sub> (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

## MR24 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TRR mode	TRR mode BAn			Unlimited MAC	MAC Value		

Function	Register Type	Operand	Data	Note
MAC Value	Read-only	OP[2:0]	<b>000<sub>B</sub></b> : Unknown when bit OP3 = 0 Unlimited when bit OP3 = 1 <b>001<sub>B</sub></b> : 700K <b>010<sub>B</sub></b> : 600K <b>011<sub>B</sub></b> : 500K <b>100<sub>B</sub></b> : 400K <b>101<sub>B</sub></b> : 300K <b>110<sub>B</sub></b> : 200K <b>111<sub>B</sub></b> : Reserved	1,2
Unlimited MAC		OP[3]	<b>0<sub>B</sub></b> : OP[2:0] define MAC Value <b>1<sub>B</sub></b> : Unlimited MAC Value	2,3
TRR mode BAn		OP[6:4]	<b>000<sub>B</sub></b> : Bank 0 <b>001<sub>B</sub></b> : Bank 1 <b>010<sub>B</sub></b> : Bank 2 <b>011<sub>B</sub></b> : Bank 3 <b>100<sub>B</sub></b> : Bank 4 <b>101<sub>B</sub></b> : Bank 5 <b>110<sub>B</sub></b> : Bank 6 <b>111<sub>B</sub></b> : Bank 7	
TRR mode		OP[7]	<b>0<sub>B</sub></b> : Disabled (Default) <b>1<sub>B</sub></b> : Enabled	

## Note:

1. Unknown means that the device is not tested for tMAC and pass/fail values are unknown.
2. There is no restriction on the number of activates.
3. MR24 OP[2:0] is set to ZERO.

## MR25 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

Function	Register Type	Operand	Data	Note
PPR Resource	Read-only	OP[7:0]	<b>0<sub>B</sub></b> : PPR Resource is not available <b>1<sub>B</sub></b> : PPR Resource is available	

## MR26-29 Register Information

Reserved for Future Use

## MR30 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Valid 0 or 1							

Function	Register Type	Operand	Data	Note
SDRAM will ignore	Write-only	OP[7:0]	Don't Care	1

### Note:

- This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

## MR31 Register Information

Reserved for Future Use

## MR32 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Calibration Pattern "A" (Default = 5A <sub>H</sub> )							

Function	Register Type	Operand	Data	Note
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	<b>X<sub>B</sub></b> : An MPC command with OP[6:0]=100 0011 <sub>B</sub> causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5AH" is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	1,2,3

## MR33-38 Register Information

Reserved for Future Use

## MR39 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Valid 0 or 1							
Function	Register Type	Operand	Data				Note
SDRAM will ignore	Write-only	OP[7:0]	Don't Care				1

### Note:

- This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

## MR40 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Calibration Pattern "B" (Default = 3C <sub>H</sub> )							
Function	Register Type	Operand	Data				Note
Return DQ Calibration Pattern MR32 + MR40	Write-only	OP[7:0]	<b>X<sub>B</sub></b> : A default pattern "3C <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register See MR32 for more information				1,2,3

### Note:

- The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27<sub>H</sub>, then the first bit transmitted will be a '1', followed by '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111<sub>B</sub>.
- MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.
- The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].
- No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3 OP[6].

## MR41-47 Register Information

Do Not Use

## MR48-50 Register Information

Reserved for Future Use



## MR51 Register Information

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU				Single-ended Clock	Single-ended WDQS	Single-ended RDQS	RFU

Function	Register Type	Operand	Data	Note
Single-ended RDQS	Write-only	OP[1]	<b>0<sub>B</sub></b> : Differential Read DQS (Default) <b>1<sub>B</sub></b> : Single-ended Read DQS	1,2,3,4,5
Single-ended WDQS		OP[2]	<b>0<sub>B</sub></b> : Differential Write DQS (Default) <b>1<sub>B</sub></b> : Single-ended Write DQS	1,2,3,4,6
Single-ended Clock		OP[3]	<b>0<sub>B</sub></b> : Differential Clock, CK_t/CK_c (Default) <b>1<sub>B</sub></b> : Single-ended Clock, only CK_t	1,2,3,4,7

### Note:

- The features described in MR51 are optional. Please check the vendor for availability.
- Device support for single ended mode features (MR51 OP[3:1]) is indicated in MR0 OP[5]
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device and may be changed without affecting device operation.
- When single-ended RDQS mode is enabled (MR51 OP[1] = 1<sub>B</sub>), DRAM drives Read DQSB low or Hi-Z.
- When single-ended WDQS mode is enabled (MR51 OP[2] = 1<sub>B</sub>), Write DQSB is required to be at a valid logic level. A valid Write DQSB signal will meet this requirement.
- When single ended Clock mode is enabled (MR51 OP[3] = 1<sub>B</sub>), CK\_c is required to be the valid level required to be at a valid logic level. A valid CK\_c signal will meet this requirement.

When DRAM is operating with single-ended mode, both CLKB and write DQSB shall be on "Low" state at all times whereas read DQSB is always on "Hi-Z" state. Refer to the table below.

		Differential mode	Single-ended mode
CLK	CLK	Valid	Valid
	CLKB	Valid	0
Write DQS	DQS	Valid	Valid
	DQSB	Valid	0
Read DQS	DQS	Valid	Valid
	DQSB	Valid	Hi-Z

## MR52-63 Register Information

Reserved for Future Use

## Truth Table

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4x device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

CKE signal has to be held High when the commands listed in the command truth table input.

SDRAM Command	SDR Command Pin	SDR CA Pin							Note	
	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK_t edge		
Deselect (DES)	L	X							R1	1,2
Multi-Purpose Command (MPC)	H	L	L	L	L	L	OP6	R1	1,9	
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2		
Precharge (PRE) (Per Bank, All Bank)	H	L	L	L	L	H	AB	R1	1,2,3,4	
	L	BA0	BA1	BA2	V	V	V	R2		
Refresh (REF) (Per Bank, All Bank)	H	L	L	L	H	L	AB	R1	1,2,3,4	
	L	BA0	BA1	BA2	V	V	V	R2		
Self Refresh Entry (SRE)	H	L	L	L	H	H	V	R1	1,2	
	L	V								R2
Write-1 (WR-1)	H	L	L	H	L	L	BL	R1	1,2,3,6,7,9	
	L	BA0	BA1	BA2	V	C9	AP	R2		
Self Refresh Exist (SRX)	H	L	L	H	L	H	V	R1	1,2	
	L	V								R2
Mask Write-1 (MWR-1)	H	L	L	H	H	L	L	R1	1,2,3,5,6,9	
	L	BA0	BA1	BA2	V	C9	AP	R2		
RFU	H	L	L	H	H	H	V	R1	1,2	
	L	V								R2
Read (RD-1)	H	L	H	L	L	L	BL	R1	1,2,3,6,7,9	
	L	BA0	BA1	BA2	V	C9	AP	R2		
CAS-2 (Write-2, Mask Write-2, Read-2, MRR-2, MPC)	H	L	H	L	L	H	C8	R1	1,8,9	
	L	C2	C3	C4	C5	C6	C7	R2		
RFU	H	L	H	L	H	L	V	R1	1,2	
	L	V								R2
RFU	H	L	H	L	H	H	V	R1	1,2	
	L	V								R2
Mode Register Write-1 (MRW-1)	H	L	H	H	L	L	OP7	R1	1,11	
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2		
Mode Register Write-2 (MRW-2)	H	L	H	H	L	H	OP6	R1	1,11	
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2		
Mode Register Read-1 (MRR-1)	H	L	H	H	H	L	V	R1	1,2,12	
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2		
RFU	H	L	H	H	H	H	V	R1	1,2	
	L	V								R2
Activate-1 (ACT-1)	H	H	L	R12	R13	R14	R15	R1	1,2,3,10	
	L	BA0	BA1	BA2	V	R10	R11	R2		
Activate-2 (ACT-2)	H	H (R17 for x8 mode)	H (R18 for x8 mode)	R6	R7	R8	R9	R1	1,10	
	L	R0	R1	R2	R3	R4	R5	R2		

### Note:

- All LPDDR4x commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
- "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- Bank addresses BA[2:0] determine which bank is to be operated upon.
- AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.

5. Mask Write-1 command supports only BL 16. For Mask Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
6. AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
7. If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
8. For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
9. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or mode register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
10. Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
11. MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
12. MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.
13. In case of the densities which not use R17 and R18 as row address, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.

## CKE Truth Table

Device Current State	CKE <sub>n-1</sub>	CKE <sub>n</sub>	Command n	Operation	Device Next State	Note
Active Power Down	L	L	X	Maintain Active Power Down	Active Power Down	
	L	H	Deselect	Exit Active Power Down	Active	5,6
Idle Power Down	L	L	X	Main Idle Power Down	Idle Power Down	
	L	H	Deselect	Exit Idle Power Down	Idle	5,6
Self Refresh	L	L	X	Main Power-Down state within Self Refresh	Self Refresh	
	L	H	Deselect	Exit SREF Power-down, enable Command Decode	Self Refresh	5,6,7
	H	L	Deselect	Enter SREF Power-Down, disable Command Decode	Self Refresh	5,7
	H	H	See Note 7	See Note 7	Self Refresh	7
Bank(s) Active	H	L	Deselect	Enter Active Power Down	Active Power Down	5
All Banks Idle	H	L	Deselect	Enter Idle Power Down	Idle Power Down	5,8
Command Entry	H	H	Refer to the Command Truth Table			

### Note:

1. CKE is a strictly asynchronous input, and as such, has no relationship to CK.
2. "X" means "don't care."
3. "Current State" is the state of the LPDDR4x prior to a toggle of CKE.
4. "CKE<sub>n-1</sub>" is the logic state of CKE prior to a CKE toggle event, and "CKE<sub>n</sub>" is the state of CKE after the toggle event.
5. "Deselect" is the only valid command that can be present on the bus when CKE is toggled.
6. Power-Down exit time (tXP) should elapse before a command other than Deselect is issued. The clock must toggle at least twice during the tXP period and must be stable before issuing a command.
7. When the device is in Self.Refresh, only MRR, MRW, or MPC commands are allowed. Certain restrictions apply to changing register contents via a MRW command during SREF. See MRW section for more information.
8. In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to V<sub>SSQ</sub>.

## State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

### Current State Bank n, Command to Bank n

Current State	Command	Operation	Next State	Note
Any	NOP	Continuous pervious operation	Current State	
Idle	Activate	Select and Activate Row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refresh (All Bank)	7
	MRW	Write value to	MR Writing	7
	MRR	Read value from	Idle MR Reading	
	Precharge	Deactivate Row in Bank or Banks	Precharging	8,13
Row Active	Read	Select column, and start Read Burst	Reading	10
	Write	Select column, and start Write Burst	Writing	10
	MRR	Read value from	Active MR Reading	
	Precharge	Deactivate Row in Bank or Banks	Precharging	8
Reading	Read	Select column, and start new Read Burst	Reading	9,10
	Write	Select column, and start Write Burst	Writing	9,10,11
Writing	Write	Select column, and start new Write Burst	Writing	9,10
	Read	Select column, and start Read Burst	Reading	9,10,12

#### Note:

- The table applies when both  $\text{CKE}_{n-1}$  and  $\text{CKE}_n$  are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State Definitions:
  - Idle: The bank or banks have been precharged, and tRP has been met.
  - Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
  - Reading: A Read burst has been initiated, with Auto Precharge disabled.
  - Writing: A Write burst has been initiated, with Auto Precharge disabled.
- The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and, and according to .
  - Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
  - Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
  - Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
  - Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
- The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
  - Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
  - Refreshing (All Bank): starts with registration of a Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
  - Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
  - Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
  - Idle MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
  - Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
  - Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- Bank-specific; requires that the bank is idle and no bursts are in progress.
- Not bank-specific; requires that all banks are idle and no bursts are in progress.
- This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- A Write command may be applied after the completion of the Read burst; burst terminates are not permitted.
- A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.
- If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.

## Current State Bank n, Command to Bank m

Current State Bank n	Command Bank m	Operation	Next State Bank m	Note
Any	NOP	Continuous pervious operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	
Row Activating, Active, or Precharging	Activate	Select and Activate Row in Bank m	Active	6
	Read	Select column, and start Read Burst from Bank m	Reading	7
	Write	Select column, and start Write Burst to Bank m	Writing	7
	Precharge	Deactivate Row in Bank or Banks	Precharging	8
	MRR	Read value from	Idle MR Reading or Active MR Reading	9,10
Reading (Autoprecharging disabled)	Read	Select column, and start Read Burst from Bank m	Reading	7
	Write	Select column, and start Write Burst to Bank m	Writing	7,12
	Active	Select and Activate Row in Bank m	Active	
	Precharge	Deactivate Row in Bank or Banks	Precharging	8
Writing/Masked Writing (Autoprecharging disabled)	Read	Select column, and start Read Burst from Bank m	Reading	7,14
	Write	Select column, and start Write Burst to Bank m	Writing	7
	Active	Select and Activate Row in Bank m	Active	
	Precharge	Deactivate Row in Bank or Banks	Precharging	8
Reading with Autoprecharging	Read	Select column, and start Read Burst from Bank m	Reading	7,13
	Write	Select column, and start Write Burst to Bank m	Writing	7,12,13
	Active	Select and Activate Row in Bank m	Active	
	Precharge	Deactivate Row in Bank or Banks	Precharging	8
Writing/Masked Writing with Autoprecharging	Read	Select column, and start Read Burst from Bank m	Reading	7,13,14
	Write	Select column, and start Write Burst to Bank m	Writing	7,13
	Active	Select and Activate Row in Bank m	Active	
	Precharge	Deactivate Row in Bank or Banks	Precharging	8

## Note:

- The table applies when both  $\text{CKE}_{n-1}$  and  $\text{CKE}_n$  are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State Definitions:
  - Idle: The bank has been precharged, and tRP has been met.
  - Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
  - Reading: A Read burst has been initiated, with Auto Precharge disabled.
  - Writing: A Write burst has been initiated, with Auto Precharge disabled
- Refresh, Self-Refresh, and Mode register Write commands may only be issued when all banks are idle.
- The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
  - Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
  - Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
  - Idle MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
  - Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
- tRRD must be met between Activate command to Bank n and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated, tFAW must be satisfied.
- Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when tRCD is met.)
- MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when tRP is met.)
- The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon tRCD and tRP respectively.
- A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.
- Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge & Auto Precharge clarification table are followed.
- A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

## Absolute Maximum DC Rating

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Min	Max	Unit	Note
$V_{DD1}$ supply voltage relative to $V_{SS}$	$V_{DD1}$	-0.4	2.1	V	1
$V_{DD2}$ supply voltage relative to $V_{SS}$	$V_{DD2}$	-0.4	1.4	V	1
$V_{DDQ}$ supply voltage relative to $V_{SSQ}$	$V_{DDQ}$	-0.4	1.4	V	1
Voltage on any ball except $V_{DD1}$ relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.4	1.4	V	
Storage Temperature	$T_{STG}$	-55	125	°C	2

**Note:**

1. See Power Ramp for relationship between power supplies.
2. Storage Temperature is the case surface temperature on the center/top side of the LPDDR4x device. For the measurement conditions, please refer to JESD51-2 standard

## AC & DC Operating Condition

### Recommended DC Operating Condition

Symbol	DRAM	LPDDR4x			Unit	Note
		Min	Typ	Max		
$V_{DD1}$	Core 1 Power	1.70	1.80	1.95	V	1,2
$V_{DD2}$	Core 2 Power / Input Buffer Power	1.06	1.10	1.17	V	1,2,3
$V_{DDQ}$	O/I Buffer Power	0.57	0.60	0.65	V	2,3

**Note:**

- $V_{DD1}$  uses significantly less current than  $V_{DD2}$ .
- The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- The voltage noise tolerance from DC to 20MHz exceeding a pk-pk tolerance of 45mv at the DRAM ball is not included in the TdIVW.

### Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input Leakage Current	$I_L$	-4	4	uA	1,2

**Note:**

- For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA and RESET\_n. Any input  $0V \leq V_{IN} \leq V_{DD2}$  (All other pins not under test = 0V)
- CA ODT is disabled for CK\_t, CK\_c, CS and CA.

### Input/Output Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input/Output Leakage Current	$I_{OZ}$	-5	5	uA	1,2

**Note:**

- For DQ, DQS\_t, DQS\_c and DMI. Any I/O  $0V \leq V_{OUT} \leq V_{DDQ}$
- I/O status are disabled. High Impedance and ODT off.

### Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit	Note
Commercial Temperature	$T_{OPER}$	-25	85	°C	1,2
Industrial Temperature		-40	95	°C	1,2

**Note:**

- Operating Temperature is the case surface temperature on the center top side of the LPDDR4x device. For the measurement conditions, please refer to JESD51-2.
- Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the  $T_{OPER}$  rating that applies for the Commercial or Industrial Temperature Ranges. For example,  $T_{CASE}$  may be above 95°C when the temperature sensor indicates a temperature of less than 95°C.

## AC & DC Input Measurement Level

### 1.1 V High Speed LVCMOS (HS\_LLVCMOS)

#### Standard Specification

All voltages are referenced to ground except where noted.


#### DC Electrical Characteristics

##### LPDDR4x Input Level for CKE

This definition applies to CKE\_A/B.

Parameter	Symbol	Min	Max	Unit	Note
Input High Level (AC)	$V_{IH(AC)}$	$0.75 \times V_{DD2}$	$V_{DD2} + 0.2$	V	1
Input Low Level (AC)	$V_{IL(AC)}$	-0.2	$0.25 \times V_{DD2}$	V	1
Input High Level (DC)	$V_{IH(DC)}$	$0.65 \times V_{DD2}$	$V_{DD2} + 0.2$	V	
Input Low Level (DC)	$V_{IL(DC)}$	-0.2	$0.35 \times V_{DD2}$	V	

Note:



\*Refer to LPDDR4x AC Over/Undershoot section.


1. AC level is guaranteed transition point.
2. DC level is hysteresis.

##### LPDDR4x Input Level for RESET\_n and ODT\_CA

This definition applies to RESET\_n and ODT\_CA.

Parameter	Symbol	Min	Max	Unit	Note
Input High Level	$V_{IH}$	$0.80 \times V_{DD2}$	$V_{DD2} + 0.2$	V	1
Input Low Level	$V_{IL}$	-0.2	$0.20 \times V_{DD2}$	V	1

Note:




\*Refer to LPDDR4x AC Over/Undershoot section.



## AC Over/Undershoot

### LPDDR4x AC Over/Undershoot


Parameter	Value	Unit
Maximum Peak Amplitude allowed for Overshoot area	0.35	V
Maximum Peak Amplitude allowed for Undershoot area	0.35	V
Maximum Overshoot area above $V_{DD} / V_{DDQ}$	0.80	V
Maximum Undershoot area above $V_{SS} / V_{SSQ}$	0.80	V



## Differential Input Voltage

### Differential Input Voltage for CK

The minimum input voltage needs to satisfy both  $V_{Indiff\_CK}$  and  $V_{Indiff\_CK}/2$  specification at input receiver and their measurement period is  $1t_{CK}$ .  $V_{Indiff\_CK}$  is the peak-to-peak voltage centered on 0 volts differential and  $V_{Indiff\_CK}/2$  is max and min peak voltage from 0V.



Parameter	Symbol	Data Rate		Unit	Note
		4266			
		Min	Max		
CK Differential Input Voltage	V <sub>INDIFF CK</sub>	TBD	TBD	mV	1

#### Note:

- The peak voltage of Differential CK signals is calculated in the following equation.

$$V_{Indiff\_CK} = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$$

- Max Peak Voltage =  $\text{Max}(f(t))$
- Min Peak Voltage =  $\text{Min}(f(t))$
- $f(t) = V_{CK\_t} - V_{CK\_c}$


### Peak Voltage Calculation Method

The peak voltage of Differential Clock signals is calculated in the following equation.

$$V_{IHdiff.PEAK} \text{ Voltage} = \text{Max}(f(t))$$

$$V_{ILdiff.PEAK} \text{ Voltage} = \text{Min}(f(t))$$

$$f(t) = V_{CK\_t} - V_{CK\_c}$$




#### Note:

1.  $V_{REFCA}$  is LPDDR4x internal setting value by  $V_{REF}$  Training.

## Single-ended Input Voltage for Clock

The minimum input voltage needs to satisfy both  $V_{INse\_CK}$ ,  $V_{INse\_CK\_High}$  /  $V_{INse\_CK\_Low}$  specification at input receiver.




### Note:

1.  $V_{REFCA}$  is LPDDR4x internal setting value by  $V_{REF}$  Training.

Parameter	Symbol	Date Rate		Unit
		4266		
		Min	Max	
Clock Single-Ended Input Voltage	V <sub>INse_CK</sub>	TBD	TBD	mV
Clock Single-Ended Input Voltage High for V <sub>REFDQ</sub>	V <sub>INse_CK_High</sub>	TBD	TBD	mV
Clock Single-Ended Input Voltage Low for V <sub>REFDQ</sub>	V <sub>INse_CK_Low</sub>	TBD	TBD	mV

## Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK<sub>t</sub>, CK<sub>c</sub>) are defined and measured as shown in figure and the following Tables.



### Note:

1. Differential signal rising edge from  $V_{ILdiff\_CK}$  to  $V_{IHdiff\_CK}$  must be monotonic slope.
2. Differential signal falling edge from  $V_{IHdiff\_CK}$  to  $V_{ILdiff\_CK}$  must be monotonic slope.


Description	From	To	Defined by
Differential Input Slew Rate for Rising Edge (CK <sub>t</sub> – CK <sub>c</sub> )	$V_{ILdiff\_CK}$	$V_{IHdiff\_CK}$	$ V_{ILdiff\_CK} - V_{IHdiff\_CK}  / \Delta TR_{diff}$
Differential Input Slew Rate for Falling Edge (CK <sub>t</sub> – CK <sub>c</sub> )	$V_{IHdiff\_CK}$	$V_{ILdiff\_CK}$	$ V_{ILdiff\_CK} - V_{IHdiff\_CK}  / \Delta TF_{diff}$

Parameter	Symbol	Date Rate		Unit
		4266		
		Min	Max	
Differential Input High	$V_{ILdiff\_CK}$	TBD	TBD	mV
Differential Input Low	$V_{IHdiff\_CK}$	TBD	TBD	mV

Parameter	Symbol	Date Rate		Unit
		4266		
		Min	Max	
Differential Input Slew Rate for Clock	SRIdiff_CK	TBD	TBD	V/ns

### Differential Input Cross Point Voltage for Clock

The cross-point voltage of differential input signals (CK<sub>t</sub>, CK<sub>c</sub>) must meet the requirements in the table below. The differential input cross point voltage V<sub>IX</sub> is measured from the actual cross point of true and complement signals to the mid-level that is V<sub>REFCA</sub>.



Parameter	Symbol	Date Rate		Unit	Note
		4266			
		Min	Max		
Clock Differential Input Cross Point Voltage Ratio	V <sub>IX_CK_ratio</sub>	TBD	TBD	%	1,2

**Note:**

1. V<sub>IX\_CK\_Ratio</sub> is defined by this equation:  $V_{IX\_CK\_Ratio} = V_{IX\_CK\_FR} / |\text{Min}(f(t))|$
2. V<sub>IX\_CK\_Ratio</sub> is defined by this equation:  $V_{IX\_CK\_Ratio} = V_{IX\_CK\_RF} / \text{Max}(f(t))$

### AC/DC Input Level for ODT Input


Description	Symbol	Min	Max	Unit	Note
ODT Input High Level (AC)	V <sub>IHODT(AC)</sub>	0.75 x V <sub>DD</sub>	V <sub>DD</sub> + 0.2	V	1
ODT Input Low Level (AC)	V <sub>ILODT(AC)</sub>	-0.2	0.25 x V <sub>DD</sub>	V	1
ODT Input High Level (DC)	V <sub>IHODT(DC)</sub>	0.65 x V <sub>DD</sub>	V <sub>DD</sub> + 0.2	V	
ODT Input Low Level (DC)	V <sub>ILODT(DC)</sub>	-0.2	0.35 x V <sub>DD</sub>	V	

**Note:**

1. See Overshoot and Undershoot Specification.

## Differential Input Voltage for DQS

The minimum input voltage need to satisfy both  $V_{\text{INDiff\_DQS}}$  and  $V_{\text{INDiff\_DQS}}/2$  specification at input receiver and their measurement period is  $1UI(t_{\text{CK}}/2)$ .  $V_{\text{INDiff\_DQS}}$  is the peak-to-peak voltage centered on 0 volts differential and  $V_{\text{INDiff\_DQS}}/2$  is max and min peak voltage from 0V.



Parameter	Symbol	Date Rate		Unit	Note
		4266			
		Min	Max		
DQS Differential Input	V <sub>INDiff_DQS</sub>	TBD	TBD	mV	1

### Note:

- The peak voltage of Differential DQS signals is calculated in the following equation.

$$V_{\text{INDiff\_DQS}} = (\text{Max Peak Voltage}) - (\text{Min Peak Voltage})$$

- Max Peak Voltage =  $\text{Max}(f(t))$
- Min Peak Voltage =  $\text{Min}(f(t))$
- $f(t) = V_{\text{DQS\_t}} - V_{\text{DQS\_c}}$


## Peak Voltage Calculation Method

The peak voltage of Differential DQS signals is calculated in the following equation.

$$V_{IHdiff.PEAK} \text{ Voltage} = \text{Max}(f(t))$$


$$V_{ILdiff.PEAK} \text{ Voltage} = \text{Min}(f(t))$$

$$f(t) = V_{DQS\_t} - V_{DQS\_c}$$



### Single-ended Input Voltage for DQS

The minimum input voltage needs to satisfy both  $V_{INse\_DQS}$ ,  $V_{INse\_DQS\_High}$  /  $V_{INse\_DQS\_Low}$  specification at input receiver.




Parameter	Symbol	Date Rate		Unit	Note
		4266			
		Min	Max		
DQS Single-ended Input Voltage	V <sub>INse_DQS</sub>	TBD	TBD	mV	
DQS Single-ended Input Voltage High from V <sub>REFDQ</sub>	V <sub>INse_DQS_High</sub>	TBD	TBD	mV	
DQS Single-ended Input Voltage Low from V <sub>REFDQ</sub>	V <sub>INse_DQS_Low</sub>	TBD	TBD	mV	



## Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS\_t, DQS\_c) are defined and measured as shown in figure and table




Description	From	To	Defined by
Differential Input Slew Rate for Rising Edge (DQS_t - DQS_c)	$V_{ILdiff\_DQS}$	$V_{IHdiff\_DQS}$	$ V_{ILdiff\_DQS} - V_{IHdiff\_DQS}  / \Delta TR_{diff}$
Differential Input Slew Rate for Falling Edge (DQS_t - DQS_c)	$V_{IHdiff\_DQS}$	$V_{ILdiff\_DQS}$	$ V_{ILdiff\_DQS} - V_{IHdiff\_DQS}  / \Delta TF_{diff}$

Parameter	Symbol	Date Rate		Unit
		4266		
		Min	Max	
Differential Input High	V <sub>IHdiff_DQS</sub>	TBD	TBD	mV
Differential Input Low	V <sub>ILdiff_DQS</sub>	TBD	TBD	mV

Parameter	Symbol	Date Rate		Unit
		4266		
		Min	Max	
Differential Input Slew Rate	SRIdiff	TBD	TBD	V/ns

## Differential Input Cross Point Voltage for DQS

The cross-point voltage of differential input signals (DQS<sub>t</sub>, DQS<sub>c</sub>) must meet the requirements in table. The differential input cross point voltage  $V_{IX}$  is measured from the actual cross point of true and complement signals to the mid-level that is  $V_{REFDQ}$




Parameter	Symbol	Date Rate		Unit	Note
		4266			
		Min	Max		
Clock Differential Input Cross Point Voltage Ratio	V <sub>IX_CK_ratio</sub>	TBD	TBD	%	1,2

**Note:**

- $V_{IX\_DQS\_Ratio}$  is defined by this equation:  $V_{IX\_DQS\_Ratio} = V_{IX\_DQS\_FR} / |Min(f(t))|$
- $V_{IX\_DQS\_Ratio}$  is defined by this equation:  $V_{IX\_DQS\_Ratio} = V_{IX\_DQS\_RF} / Max(f(t))$

## Single Ended Output Slew Rate



Parameter	Symbol	Value		Unit
		Min	Max	
Single-ended Output Slew Rate ( $V_{OH} = V_{DDQ} \times 0.5$ )	SRQse	3.0	9.0	V/ns
Output Slew-Rate matching Ratio (Rise to Fall)		0.8	1.2	

Description:

SR: Slew Rate


Q = Query Output (like in DQ, which stands for Data-in, Query-Output)

se = Single-ended Signals

Note:

1. Measured with output reference load.
2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
3. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = 0.2 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
4. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

## Differential Output Slew Rate



Parameter	Symbol	Value		Unit
		Min	Max	
Differential Output Slew Rate ( $V_{OH} = V_{DDQ} \times 0.5$ )	SRQdiff	6.0	18.0	V/ns

Description:

SR: Slew Rate

Q = Query Output (like in DQ, which stands for Data-in, Query-Output)

diff = Differential signal

**Note:**


1. Measured with output reference load.
2. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)} = -0.8 \times V_{OH(DC)}$  and  $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$ .
3. Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

## Overshoot and Undershoot for LVSTL

Parameter		Data Rate	Unit
		4266	
Maximum Peak Amplitude for Overshoot Area (see below figure)	Max	TBD	V
Maximum Peak Amplitude for Undershoot Area (see below figure)	Max	TBD	V
Maximum Overshoot Area above $V_{DD}$ (see below figure)	Max	TBD	V-ns
Maximum Undershoot Area below $V_{SS}$ (see below figure)	Max	TBD	V-ns

### Note:


1.  $V_{DD2}$  stands for  $V_{DD}$  for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT.  $V_{DD}$  stands for  $V_{DDQ}$  for DQ, DMI, DQS\_t and DQS\_c.
2.  $V_{SS}$  stands for  $V_{SS}$  for CA[5:0], CK\_t, CK\_c, CS\_n, CKE and ODT.  $V_{SS}$  stands for  $V_{SSQ}$  for DQ, DMI, DQS\_t and DQS\_c.
3. Maximum peak amplitude values are referenced from actual  $V_{DD}$  and  $V_{SS}$  values.
4. Maximum area values are referenced from maximum operating  $V_{DD}$  and  $V_{SS}$  values.



## Output Buffer Characteristics

### LPDDR4x Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load present by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics




#### Note:

1. All output timing parameter values are reported with respect to this reference load. This reference load is also used to report slew rate.


### LVSTL (Low Voltage Swing Terminated Logic) I/O System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in the figure.




To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrate as below procedure.

1. First calibrate the pull-down device against a 240ohm resistor to  $V_{DDQ}$  via the ZQ pin.  
Set Strength Control to minimum setting  
Increase drive strength until comparator detects data bit is less than  $V_{DDQ} / 2$ .  
NMOS pull-down device is calibrated to 240ohs



2. Then calibrate the pull-up device against the calibrated pull-down device.  
 Set  $V_{OH}$  target and NMOS controller ODT replica via MRS ( $V_{OH}$  can be automatically controlled by ODT MRS)  
 Set Strength Control to minimum setting  
 Increase drive strength until comparator detects data bit is greater than  $V_{OH}$  target  
 NMOS pull-up device is now calibrated to  $V_{OH}$  target



## Input/Output Capacitance

Parameter	Symbol	Min	Max	Unit	Note
Input Capacitance, CK <sub>t</sub> and CK <sub>c</sub>	CCK	0.5	0.9	pF	1,2
Input Capacitance delta, CK <sub>t</sub> and CK <sub>c</sub>	CDCK	0	0.09	pF	1,2,3
Input Capacitance, all other input-only pins	CI	0.5	0.9	pF	1,2,4
Input Capacitance delta, all other input-only pins	CDI	-0.1	0.1	pF	1,2,5
Input/Output Capacitance, DQ, DMI, DQS <sub>t</sub> and DQS <sub>c</sub>	CIO	0.7	1.3	pF	1,2,6
Input/Output Capacitance delta, DQS <sub>t</sub> and DQS <sub>c</sub>	CDDQS	0	0.1	pF	1,2,7
Input/Output Capacitance delta, DQ and DMI	CDIO	-0.1	0.1	pF	1,2,8
Input/Output Capacitance, ZQ pin	CZQ	0	0.5	pF	1,2

### Note:

1. This parameter applies to both die and package.
2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (V<sub>NA</sub>) with V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>SS</sub>, V<sub>SSQ</sub> applied and all other pins floating.
3. Absolute value of CCK<sub>t</sub> - CCK<sub>c</sub>.
4. CI applies to CS<sub>n</sub>, CKE, CA0-CA5.
5.  $CDI = CI - 0.5 \times (CCK_t + CCK_c)$
6. DMI loading matches DQ and DQS.
7. Absolute value of CDQS<sub>t</sub> and CDQS<sub>c</sub>.
8.  $CDIO = CIO - 0.5 \times (CDQS_t + CDQS_c)$  in byte-lane.



## IDD Specification Parameter and Test Condition

### IDD Measurement Condition

The following definitions are used within the IDD measurement tables unless stated otherwise:

- LOW:  $V_{IN} \leq V_{IL(DC)} \text{ MAX}$   
 HIGH:  $V_{IN} \geq V_{IH(DC)} \text{ MIN}$   
 STABLE: Inputs are stable at a HIGH or LOW level  
 SWITCHING: See Table for Differential Voltage for DQS

Switching for CA

CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

**Note:**

- CS must always be driven LOW.
- 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

### CA Pattern for IDD4R for BL=16

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	H	L	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		H	H	H	H	H	H
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

**Note:**

- BA[2:0] = 010<sub>B</sub>, CA[9:4] = 000000<sub>B</sub> or 111111<sub>B</sub>, Burst Order CA[3:2] = 00<sub>B</sub> or 11<sub>B</sub> (Same as LPDDR3 IDD4R Spec)
- Difference from LPDDR3 Spec: CA pins are kept low with DES CMD to reduce ODT current.

**CA Pattern for IDD4W for BL=16**

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+1	HIGH	LOW		L	H	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	H	L	L	H	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	H	L	L	L
N+9	HIGH	LOW		L	H	L	L	H	L
N+10	HIGH	HIGH	CAS-2	L	H	L	L	H	H
N+11	HIGH	LOW		L	L	H	H	H	H
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

**Note:**

1. BA[2:0] = 010<sub>B</sub>, CA[9:4] = 000000<sub>B</sub> or 111111<sub>B</sub> (Same as LPDDR3 IDD4W Spec.)
2. Difference from LPDDR3 Spec:
  1. No burst ordering
  2. CA pins are kept low with DES CMD to reduce ODT current

## Data Pattern for IDD4W (DBI off) for BL=16

	DBI OFF Case									No of 1's
	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16	16	

## Note:

1. Simplified pattern compared with last showing.  
Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

## Data Pattern for IDD4R (DBI off) for BL=16


	DBI OFF Case									No of 1's
	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	DBI	
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16	16	

## Note:

1. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.


## Data Pattern for IDD4W (DBI on) for BL=16

	DBI ON Case									No of 1's
	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16	16	

 DBI enabled burst

## Data Pattern for IDD4R (DBI on) for BL=16

	DBI ON Case									No of 1's
	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	DBI	
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16	16	

 DBI enabled burst

## IDD Specification

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.

Parameter / Condition	Symbol	Power Supply	Note
<b>Operating one bank Active-Precharge Current:</b> tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS is LOW between valid commands; CA bus inputs are switching Data bus inputs are stable; ODT is disabled	IDD0 <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD0 <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD0 <sub>Q</sub>	V <sub>DDQ</sub>	1,3,10
<b>Idle Power-Down Standby Current:</b> tCK = tCKmin; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD2P <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD2P <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD2P <sub>Q</sub>	V <sub>DDQ</sub>	1,3,10
<b>Idle Power-Down Standby Current with Clock stop:</b> CK <sub>t</sub> =LOW, CK <sub>c</sub> =HIGH; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD2PS <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD2PS <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD2PS <sub>Q</sub>	V <sub>DDQ</sub>	1,3,10
<b>Idle non Power-Down Standby Current:</b> tCK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD2N <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD2N <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD2N <sub>Q</sub>	V <sub>DDQ</sub>	1,3,10
<b>Idle non Power-Down Standby Current with Clock stopped:</b> CK <sub>t</sub> =LOW, CK <sub>c</sub> =HIGH; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD2NS <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD2NS <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD2NS <sub>Q</sub>	V <sub>DDQ</sub>	1,3,10
<b>Active Power-Down Standby Current:</b> tCK = tCKmin; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD3P <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD3P <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD3P <sub>Q</sub>	V <sub>DDQ</sub>	1,3,10
<b>Active Power-Down Standby Current with Clock stop:</b> CK <sub>t</sub> =LOW, CK <sub>c</sub> =HIGH; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD3PS <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD3PS <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD3PS <sub>Q</sub>	V <sub>DDQ</sub>	1,4,10

Parameter / Condition	Symbol	Power Supply	Note
<b>Active non Power-Down Standby Current:</b> tCK = tCKmin; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD3N <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD3N <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD3N <sub>Q</sub>	V <sub>DDQ</sub>	1,4,10
<b>Active non Power-Down Standby Current with Clock stopped:</b> CK_t=LOW, CK_c=HIGH; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD3NS <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD3NS <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD3NS <sub>Q</sub>	V <sub>DDQ</sub>	1,4,10
<b>Operating Burst READ Current:</b> tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching; 50% data change each burst transfer ODT is disabled	IDD4R <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD4R <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD4R <sub>Q</sub>	V <sub>DDQ</sub>	1,5,10
<b>Operating Burst WRITE Current:</b> tCK = tCKmin; CS is LOW between valid commands; One bank is active; BL = 16 or 32; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT is disabled	IDD4W <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD4W <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD4W <sub>Q</sub>	V <sub>DDQ</sub>	1,4,10
<b>All-bank REFRESH Burst Current:</b> tCK = tCKmin; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD5 <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD5 <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD5 <sub>Q</sub>	V <sub>DDQ</sub>	1,4,10
<b>All-bank REFRESH Average Current:</b> tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD5AB <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD5AB <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD5AB <sub>Q</sub>	V <sub>DDQ</sub>	1,4,10
<b>Per-bank REFRESH Average Current:</b> tCK = tCKmin; CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD5PB <sub>1</sub>	V <sub>DD1</sub>	1,10
	IDD5PB <sub>2</sub>	V <sub>DD2</sub>	1,10
	IDD5PB <sub>Q</sub>	V <sub>DDQ</sub>	1,4,10
<b>Power Down Self refresh current (-40°C to +95°C):</b> CK_t=LOW, CK_c=HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT is disabled	IDD6 <sub>1</sub>	V <sub>DD1</sub>	6,7,9,10
	IDD6 <sub>2</sub>	V <sub>DD2</sub>	6,7,9,10
	IDD6 <sub>Q</sub>	V <sub>DDQ</sub>	4,6,7,9,10



**Note:**

1. Published IDD values are the maximum of the distribution of the arithmetic mean.
2. ODT disabled: MR11[2:0] = 000<sub>B</sub>.
3. IDD current specifications are tested after the device is properly initialized.
4. Measured currents are the summation of  $V_{DDQ}$  and  $V_{DD2}$ .
5. Guaranteed by design with output load = 5pF and RON = 40ohm.
6. The 1x Self-Refresh Rate is the rate at which the LPDDR4x device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
7. This is the general definition that applies to full array Self Refresh.
8. For all IDD measurements,  $V_{IHCKE} = 0.8 \times V_{DD2}$ ,  $V_{ILCKE} = 0.2 \times V_{DD2}$ .
9. IDD6 25°C is guaranteed, IDD6 95°C is typical of the distribution of the arithmetic mean.
10. These specification values are the summation of all the channel current and both channels are under the same condition at the same time.
11. Dual Channel devices are specified in dual channel operation (both channels operating together).

Symbol			Power Supply	24Gb x32 (2Ch, x16/Ch)	Unit
				4266	
IDD0	IDD0 <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD0 <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD0 <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD2P	IDD2P <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD2P <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD2P <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD2PS	IDD2PS <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD2PS <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD2PS <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD2N	IDD2N <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD2N <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD2N <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD2NS	IDD2NS <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD2NS <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD2NS <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD3P	IDD3P <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD3P <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD3P <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD3PS	IDD3PS <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD3PS <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD3PS <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD3N	IDD3N <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD3N <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD3N <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD3NS	IDD3NS <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD3NS <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD3NS <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD4R	IDD4R <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD4R <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD4R <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD4W	IDD4W <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD4W <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD4W <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD5	IDD5 <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD5 <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD5 <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD5AB	IDD5AB <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD5AB <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD5AB <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD5PB	IDD5PB <sub>1</sub>		V <sub>DD1</sub>	TBD	mA
	IDD5PB <sub>2</sub>		V <sub>DD2</sub>	TBD	mA
	IDD5PB <sub>Q</sub>		V <sub>DDQ</sub>	TBD	mA
IDD6	IDD6 <sub>1</sub>	25°C	V <sub>DD1</sub>	TBD	mA
		95°C		TBD	mA
	IDD6 <sub>2</sub>	25°C	V <sub>DD2</sub>	TBD	mA
		95°C		TBD	mA
	IDD6 <sub>Q</sub>	25°C	V <sub>DDQ</sub>	TBD	mA
		95°C		TBD	mA

**Note:**

1. These specification values are measured on single chip condition.

## AC & DC Output Measurement Level

### Single Ended AC and DC Output Level

Symbol	Parameter	Value			Unit	Note
		Under LPDDR4x- TBD Unterm	TBD to 3200 $V_{SSQ}$ term	3200 to 4266 $V_{SSQ}$ term		
$V_{OH(DC)}$	AC, DC Output High Measurement Level	$V_{DDQ}$	$V_{DDQ}/2$	$V_{DDQ}/2$	V	1
$V_{OL(DC)}$	AC, DC Output Low Measurement Level	$V_{SSQ}$	$V_{SSQ}$	$V_{SSQ}$	V	

**Note:**

1. 60ohm ODT value is assumed.

## Pull Up/Pull Down Driver Characteristic and Calibration

### Pull-down Driver Characteristic, with ZQ Calibration

RONPD,NOM	Resistor	Min	Nom	Max	Unit
40ohm	RON40PD	0.90	1.00	1.10	RZQ/6
48ohm	RON48PD	0.90	1.00	1.10	RZQ/5
60ohm	RON60PD	0.90	1.00	1.10	RZQ/4
80ohm	RON80PD	0.90	1.00	1.10	RZQ/3
120ohm	RON120PD	0.90	1.00	1.10	RZQ/2
240ohm	RON240PD	0.90	1.00	1.10	RZQ/1

**Note:**

1. All values are after ZQ Calibration. Without ZQ Calibration  $R_{ONPD}$  values are  $\pm 30\%$ .

### Pull-up Driver Characteristic, with ZQ Calibration

$V_{OHPU,nom}$	$V_{OH,nom}$ (mV)	Min	Nom	Max	Unit
$V_{DDQ} \times 0.5$	300	0.90	1.00	1.10	$V_{OH,nom}$
$V_{DDQ} \times 0.6$	360	0.90	1.00	1.10	$V_{OH,nom}$

**Note:**

1. All values are after ZQ Calibration. Without ZQ Calibration  $V_{OH(nom)}$  values are  $\pm 30\%$ .
2.  $V_{OH,nom}$  values are based on a nominal  $V_{DDQ} = 0.6V$ .

### Valid Calibration Point

$V_{OHPU,nom}$	ODT Value					
	240	120	80	60	48	40
$V_{DDQ} \times 0.5$	VALID	VALID	VALID	VALID	VALID	VALID
$V_{DDQ} \times 0.6$	DNU	VALID	DNU	VALID	DNU	DNU

**Note:**

1. Once the output is calibrated for a given  $V_{OH(nom)}$  calibration point, the ODT value may be changed without recalibration.
2. If the  $V_{OH(nom)}$  calibration point is changed, then re-calibration is required.
3. DNU = Do Not Use.

### Pull-down Characteristic, without ZQ Calibration

RONPD,NOM	Resistor	$V_{OUT}$	Min	Nom	Max	Unit	Note
40ohm	RON40PD	$0.5 \times V_{OH}$	0.70	1.00	1.10	RZQ/6	1
48ohm	RON48PD	$0.5 \times V_{OH}$	0.70	1.00	1.30	RZQ/5	1

**Note:**

1. Across entire operating temperature range, without calibration.

### Pull-up Characteristic, without ZQ Calibration (Die to Die Variation)

$V_{OHPU,nom}$	$V_{OH,nom}$ (mV)	Min	Nom	Max	Unit	Note
$V_{DDQ} \times 0.5$	300	0.70	1.00	1.30	$V_{OH,nom}$	1
$V_{DDQ} \times 0.6$	360	0.70	1.00	1.30	$V_{OH,nom}$	1

**Note:**

1. ODT value of Memory Controller should be informed with MRW before  $V_{OH}$  calibration.

### $V_{OUT}$ Level of un-terminated condition

Parameter	Symbol	Min	Max	Unit	Note
Output High Voltage Level when ODT of memory controller is turned off	$V_{OH\_unterm}$	$V_{DDQ} - 0.55$	$V_{DDQ} - 0.15$	V	

## Electrical Characteristic and AC Timing

### Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4x device.

#### Definition of tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \frac{(\sum_{j=1}^N tCK_j)}{N}, \text{ where } N=200$$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to  $\pm 1\%$  within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### Definition of tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

tCK(abs) is not subject to production test.

#### Definition of tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \frac{(\sum_{j=1}^N tCH_j)}{[N \times tCK(avg)]} \quad \text{where } N=200$$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \frac{(\sum_{j=1}^N tCL_j)}{[N \times tCK(avg)]} \quad \text{where } N=200$$

#### Definition for tCH(abs) and tCL(abs)

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

Both tCH(abs) and tCL(abs) are not subject to production test.

#### Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

tJIT(per) = Min/max of {tCK<sub>i</sub> - tCK(avg) where i = 1 to 200}.

tJIT(per),act is the actual clock jitter for a given system.

tJIT(per),allowed is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.

### Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

$tJIT(cc) = \text{Max of } \{tCK(i+1) - tCK(i)\}$ .

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

### Definition for tERR(nper)

tERR(nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

tERR(nper),act is the actual clock jitter over n cycles for a given system.

tERR(nper),allowed is the specified allowed clock period jitter over n cycles.

tERR(nper) is not subject to production test.

$$tERR(nper) = \left( \sum_{j=1}^{i+n-1} tCK_j \right) - n \times tCK(avg)$$

tERR(nper),min can be calculated by the formula shown below:

$$tERR(nper),min = [(1 + 0.68 \ln(n)) \times tJIT(per),min]$$

tERR(nper),max can be calculated by the formula shown below

$$tERR(nper),max = [(1 + 0.68 \ln(n)) \times tJIT(per),max]$$

Using these equations, tERR(nper) tables can be generated for each tJIT(per),act value.

### Definition for Duty Cycle jitter tJIT(duty)

tJIT(duty) is defined with absolute and average specification of tCH / tCL.

$$tJIT(duty),min = \text{MIN}[(tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)] \times tCK(avg)$$

$$tJIT(duty),max = \text{MAX}[(tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)] \times tCK(avg)$$

### Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Parameter	Symbol	Min	Unit
Absolute Clock Period	tCK(abs)	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	tCH(abs)	tCH(avg),min + tJIT(duty),min / tCK(avg),min	tCK(avg)
Absolute Clock LOW Pulse Width	tCL(abs)	tCL(avg),min + tJIT(duty),min / tCK(avg),min	tCK(avg)

**Note:**

1. tCK(avg),min is expressed in ps for this table.
2. tJIT(duty),min is a negative value.

## Period Clock Jitter

LPDDR4x devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table of Valid Calibration Point. LPDDR4x AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

### Clock Period Jitter Effect on core timing parameter

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR4x device is characterized and verified to support  $tnPARAM = RU\{tPARAM / tCK(avg)\}$ .

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

### Cycle Time De-rating for core timing parameter

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$Cycle\ Time\ Derating = MAX \left\{ \left[ \frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tnPARAM} \right], 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

### Clock Cycle De-rating for core timing parameter

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$Clock\ Cycle\ Derating = RU \left[ \frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{tCK(avg)} \right] - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

### Clock Jitter Effect on Command/Address timing parameter

Command/address timing parameters (tIS, tIH, tISb, tIHb) are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK\_t/CK\_c) crossing. The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

## Clock Jitter Effect on Read timing parameter

### tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act<sub>max</sub>) of the input clock in excess of the allowed period jitter (tJIT(per),allowed<sub>max</sub>). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left[ \frac{tJIT(per),act_{max} - tJIT(per),allowed_{max}}{tCK(avg)} \right]$$

For example,

if the measured jitter into a LPDDR4x device has tCK(avg) = 625ps, tJIT(per),act<sub>min</sub> = -xx, and tJIT(per),act<sub>max</sub> = +xx ps, then:

tRPRE<sub>min,derated</sub> = 0.9 - (tJIT(per),act<sub>max</sub> - tJIT(per),allowed<sub>max</sub>)/tCK(avg) = 0.9 - (xx - xx)/xx = yy tCK(avg).

### tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per)).

### tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

These parameters determine the absolute Data-Valid window(DVW) at the LPDDR4x device pin.

Absolute min DVW @LPDDR4x device pin = min { (tQSH(abs)min – tDQSQmax), (tQSL(abs)min – tDQSQmax) }

This minimum DVW shall be met at the target frequency regardless of clock jitter.

### tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

tRPST(abs)min = tCL(abs)min – 0.05 = tQSL(abs)min

## Clock jitter effects on Write timing parameter

### tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn\_t, DQSn\_c : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

### tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to its respective clock signal (CK\_t/CK\_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.

### tDQSS

This parameter is measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to the subsequent clock signal (CK\_t/CK\_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \left[ \frac{tJIT(per),act_{min} - tJIT(per),allowed_{min}}{tCK(avg)} \right]$$

$$tDQSS(max, derated) = 1.25 - \left[ \frac{tJIT(per),act_{min} - tJIT(per),allowed_{min}}{tCK(avg)} \right]$$

For example,

if the measured jitter into an LPDDR4x device has tCK(avg) = 625ps, tJIT(per),act<sub>min</sub> = -xxps, and tJIT(per),act<sub>max</sub> = +xx ps, then:

tDQSS,(min,derated) = 0.75 - (-xx + yy)/625 = xxxx tCK(avg)

tDQSS,(max,derated) = 1.25 - (xx . yy)/625 = xxxx tCK(avg)



## LPDDR4x Refresh Requirement

Parameter		Symbol	24Gb	Unit
Density per Channel		-	12	Gb
Number of Banks per Channel		-	8	-
Refresh Window, $T_{CASE} \leq 85^{\circ}\text{C}$		tREFW	32	ms
Refresh Window, 1/2-Rate Refresh		tREFW	16	ms
Refresh Window, 1/4-Rate Refresh		tREFW	8	ms
Required number of Refresh Command in a tREFW window (min)		R	8,192	-
Average Refresh Interval	REFab	tREFI <sup>3</sup>	3,904	us
	REFpb	tREFIpb	488	ns
Refresh Cycle Time (All Banks)		tRFCab	380	ns
Refresh Cycle Time (Per Bank)		tRFCpb	190	ns
Per-bank Refresh to Per-bank Refresh different Bank Time		tpbR2pbR	90	ns

### Note:

1. Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.
2. Self Refresh abort feature is available for higher density devices starting with 12Gb dual channel device and 6Gb single channel device and tXSR\_abort(min) is defined as tRFCpb + 17.5ns.
3. tREFI values for all bank refresh is  $T_{CASE} = -40$  to  $95^{\circ}\text{C}$ ,  $T_{CASE}$  means Operating Case Temperature.

## AC Timing

Parameter	Symbol	Min/Max	LPDDR4x	Unit
			4266	
Maximum Clock Frequency	-	-	2133	MHz
Clock Timing				
Average Clock Period	tCK(avg)	Min	0.468	ns
		Max	100	ns
Average HIGH Pulse Width	tCH(avg)	Min	0.45	tCK(avg)
		Max	0.55	tCK(avg)
Average LOW Pulse Width	tCL(avg)	Min	0.45	tCK(avg)
		Max	0.55	tCK(avg)
Absolute Clock Period	tCK(abs)	Min	tCK(avg)min + tJIT(per)min	ns
Absolute HIGH Clock Pulse Width	tCH(abs)	Min	0.43	tCK(avg)
		Max	0.57	tCK(avg)
Absolute LOW Clock Pulse Width	tCL(abs)	Min	0.43	tCK(avg)
		Max	0.57	tCK(avg)
Clock Period Jitter	tJIT(per)	Min	-30	ps
		Max	30	ps
Maximum Clock Jitter between two consecutive cycles	tJIT(cc)	Max	60	ps
Duty Cycle Jitter (with supported Jitter)	tJIT(duty), allowed	Min	Min((tCH(abs),min – tCH(avg),min,(tCL(abs),min – tCL(avg),min)) x tCK(avg)	ps
		Max	Max((tCH(abs),max – tCH(avg),max,(tCL(abs),max – tCL(avg),max)) x tCK(avg)	ps
Core Parameter <sup>17</sup>				
Read Latency (no DBI)	RL	Min	36	tCK(avg)
Write Latency (set A)	WL	Min	18	tCK(avg)
Activate-to-Activate Command Period (same Bank)	tRC	Min	tRAS + tRPab (with all-bank precharge) tRAS + tRPpb (with per-bank precharge)	ns
Minimum Self-Refresh Time (Entry to Exit)	tSR	Min	Max(15ns, 3tCK)	ns
Self Refresh exit to next valid Command Delay	tXSR	Min	Max (tRFCab + 7.5ns, 2tCK)	ns
Exit Power Down to next valid Command Delay	tXP	Min	Max(7.5ns, 5tCK)	ns
CAS-to-CAS Delay	tCCD	Min	BL/2	tCK(avg)
CAS to CAS Delay Masked Write	tCCDMW <sup>31</sup>	Min	4 x tCCD	tCK(avg)
Internal READ to PRECHARGE command delay	tRTP	Min	Max(7.5ns, 8tCK)	ns
RAS-to-CAS delay	tRCD	Min	Max(18ns, 4tCK)	ns
Row Precharge Time (single bank)	tRPpb	Min	Max(18ns, 4tCK)	ns
Row Precharge Time (all banks)	tRPab	Min	Max(21ns, 4tCK)	ns
Row Active Time	tRAS	Min	Max(42ns, 3tCK)	ns
		Max	Min(9 x tREFI x Refresh Rate <sup>19</sup> , 70.2)	us
Write Recovery Time	tWR	MIN	Max(18ns,6tCK)	ns
Write-to-Read Delay	tWTR	MIN	Max(10ns,8tCK)	ns
Active Bank-A to Active Bank-B	tRRD	MIN	Max(10ns,4tCK)	ns
Precharge-to-Precharge Delay	tPPD	MIN	4	tCK
Four-Bank Activate Window	tFAW	MIN	40	ns

Parameter	Symbol	Min/Max	LPDDR4x	Unit
			4266	
CKE minimum Pulse Width during Self Refresh (Low Pulse Width during Self Refresh)	tCKELPD	MIN	Max(7.5ns, 3tCK)	ns
<b>Read Parameter<sup>4</sup></b>				
Read Preamble	tRPRE <sup>5,8</sup>	Min	2.0	tCK(avg)
0.5 tCK Read Postamble	tRPST <sup>5,9</sup>	Min	0.5	tCK(avg)
1.5 tCK Read Postamble	tRPST	Min	1.5	tCK(avg)
DQ Low-Impedance Time from CK_t, CK_c	tLZ(DQ) <sup>5</sup>	Min	(RL × tCK) + tDQSCK(Min) - 200ps	ps
DQ High Impedance Time from CK_t, CK_c	tHZ(DQ) <sup>5</sup>	Max	(RL × tCK) + tDQSCK(Max) + tDQSQ(Max) + (BL/2 × tCK) - 100ps	ps
DQS_c Low-Impedance Time from CK_t, CK_c	tLZ(DQS) <sup>5</sup>	Min	(RL × tCK) + tDQSCK(Min) - (tPRE(Max) × tCK) - 200ps	ps
DQS_c High Impedance Time from CK_t, CK_c	tHZ(DQS) <sup>5</sup>	Max	(RL × tCK) + tDQSCK(Max) + (BL/2 × tCK) - (RPST(Max) × tCK) - 100ps	ps
DQS-DQ Skew	tDQSQ	Max	0.18	UI
<b>tDQSCK Parameter</b>				
DQS Output Access Time from CK_t/CK_c	tDQSCK <sup>14</sup>	Min	1500	ps
		Max	3500	ps
DQS Output Access Time from CK_t/CK_c Temperature Variation	tDQSCK_temp <sup>15</sup>	Max	4	ps/°C
DQS Output Access Time from CK_t/CK_c Voltage Variation	tDQSCK_volt <sup>16</sup>	Max	7	ps/mV
CK to DQS Rank-to-Rank Variation	tDQSCK_rank2rank <sup>22,23</sup>	Max	1.0	ns
<b>Self Refresh Parameter</b>				
Delay from SRE command to CKE Input Low	tESCKE <sup>24</sup>	Min	Max(1.75ns, 3nCK)	ns
Minimum Self Refresh Time	tSR <sup>24</sup>	Min	Max(15ns, 3tCK)	ns
Exit Self Refresh to Valid commands	tXSR <sup>24,25</sup>	Min	Max(tRFCab + 7.5ns, 2tCK)	ns
<b>Write Parameter<sup>4</sup></b>				
Write command to 1 <sup>st</sup> DQS Latching	tDQSS	Min	0.75	tCK(avg)
		Max	1.25	
DQS Input High-Level Width	tDQSH	Min	0.4	tCK(avg)
DQS Input Low-Level Width	tDQSL	Min	0.4	tCK(avg)
DQS Falling edge to CK Setup Time	tDSS	Min	0.2	tCK(avg)
DQS Falling edge Hold Time from CK	tDSH	Min	0.2	tCK(avg)
Write Preamble	tWPRE	Min	2.0	tCK(avg)
0.5 tCK Write Postamble	tWPST <sup>21</sup>	Min	0.5	tCK(avg)
1.5 tCK Write Postamble	tWPST <sup>21</sup>	Min	1.5	tCK(avg)
<b>ZQ Calibration Parameter</b>				
ZQ Calibration	tZQCAL	Min	1	Us
ZQ Calibration Values Latch Time	tZQLAT	Min	Max(30ns, 8tCK)	ns
ZQ Calibration RESET Time	tZQRESET	Min	Max(50ns, 3tCK)	ns
<b>Power Down Parameter</b>				
CKE minimum Pulse Width (HIGH and LOW Pulse Width)	tCKE	Min	Max(7.5ns, 4tCK)	ns
Delay from Valid command to CKE Input Low	tCMDCKE <sup>26</sup>	Min	Max(1.75ns, 3tCK)	ns
Valid Clock Requirement after CKE Input Low	tCKELCK <sup>26</sup>	Min	Max(5ns, 5tCK)	-
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns

Parameter	Symbol	Min/Max	LPDDR4x	Unit
			4266	
Valid CS Requirement after CKE Input Low	tCKELCS	Min	Max(5ns, 5tCK)	ns
Valid Clock Requirement before CKE Input High	tCKCKEH <sup>26</sup>	Min	Max(1.75ns, 3tCK)	ns
Exit Power-Down to next valid command Delay	tXP <sup>26</sup>	Min	Max(7.5ns, 5tCK)	ns
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns,5tCK)	ns
Valid Clock and CS Requirement after CKE Input Low after MRW Command	tMR <sub>WCKEL</sub> <sup>26</sup>	Min	Max(14ns,10tCK)	ns
Valid Clock and CS Requirement after CKE Input Low after ZQ Calibration Start Command	tZQCKE <sup>26</sup>	Min	Max(1.75ns,3tCK)	ns
Command Address Input Parameter <sup>4</sup>				
Rx Mask Voltage, P-P	V <sub>clVW</sub>	Max	145	mV
Rx Timing Window	T <sub>clVW</sub>	Max	0.3	UI*
CAAC Input Pulse Amplitude Pk-Pk	V <sub>IHL_AC</sub>	Min	180	mV
CA Input Pulse Width	T <sub>clPW</sub>	Min	0.6	UI*
Input Slew Rate over V <sub>clVW</sub>	SRIN <sub>-clVW</sub>	Min	1	V/ns
		Max	7	V/ns
Mode Register Read/Write AC Timing				
Additional Time after tXP has expired until MRR command	tMRRI	Min	tRCD + 3nCK	-
Mode Register Read command period	tMRR	Min	8	nCK
Mode Register Write command period	tMRW	Min	Max(10ns, 10nCK)	-
Mode Register Set command delay	tMRD	Min	Max(14ns, 10tCK)	-
Boot Parameter (10MHz – 55MHz) <sup>11,12,13</sup>				
Clock Cycle Time	tCKb	Max	100	ns
		Min	18	ns
Address & Control Input Setup Time	tISb	Min	1150	ps
Address & Control Input Hold Time	tIHb	Min	1150	ps
DQS Output Data Access Time from CK <sub>-t</sub> /CK <sub>-c</sub>	tDQSCKb	Min	2.0	ns
		Max	10.0	ns
Data Strobe Edge to Output Data Edge	tDQSQb	Max	1.2	ns
Command Bus Training AC Parameter				
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	tCK
Data Setup for VREF Training Mode	tDStrain	Min	2	ns
Data Hold for VREF Training Mode	tDHtrain	Min	2	ns
Asynchronous Data Read	tADR	Max	20	ns
CA Bus Training command to CA Bus Training command delay	tCACD <sup>29</sup>	Min	RU(tADR/tCK)	tCK
Valid Strobe Requirement before CKE Low	tDQSCKE <sup>30</sup>	Min	10	ns
First CA Bus Training Command Following CKE LOW	tCAENT	Min	250	ns
VREF Step Time-Multiple Step	tVREFCA _LONG	Max	250	ns
VREF Step Time-One Step	tVREFCA _SHORT	Max	80	ns
Valid Clock Requirement before CS High	tCKPRECS	Min	2tCK + tXP (tXP = Max(7.5ns, 5nCK))	-
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK)	-
Minimum delay from CS to DQS Toggle in command bus training	tCS_VREF	Min	2	tCK
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS	-	10	ns

Parameter	Symbol	Min/Max	LPDDR4x	Unit
			4266	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3tCK)	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5	ns
ODT turn-on Latency from CKE	tCKELOADTon	MIN	20	ns
ODT turn-off Latency from CKE	tCKELOADToff	MIN	20	ns
Exit Command Bus Training Mode to next Valid command delay <sup>32</sup>	tXCBT_Short	Min	Max(5nCK, 200ns)	-
	tXCBT_Middle	Min	Max(5nCK, 200ns)	-
	tXCBT_Long	Min	Max(5nCK, 250ns)	-

## Write Leveling Parameter

DQS_t/DQS_c Delay after Write Leveling mode is programmed	tWLDQSEN	Min	20	tCK
Write Preamble for Write Leveling	tWLWPRE	Min	20	tCK
First DQS_t/DQS_c edge after Write Leveling mode is programmed	tWLMRD	Min	40	tCK
Write Leveling Output Delay	tWLO	Max	20	ns
Mode Register Set Command Delay	tMRD	Min	Max(14ns, 10tCK)	ns
Valid Clock Requirement before DQS Toggle	tCKPRDQS	Min	Max(7.5ns, 4tCK)	-
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	Min	Max(7.5ns, 4tCK)	-
Write Leveling Hold Time	tWLH <sup>27</sup>	Min	50	ps
Write Leveling Setup Time	tWLS <sup>27</sup>	Min	50	ps
Write Leveling Input Valid Window	tWLIVW <sup>28</sup>	Min	90	ps


Temperature De-Rating AC Time<sup>20</sup>

DQS Output Access Time from CK_t/CK_c (Derated)	tDQSCK	Max	3600	ps
RAS-to-CAS Delay (Derated)	tRCD	Min	tRCD + 1.875	ns
Activate-to- Activate Command Period (Derated)	tRC	Min	tRC + 3.75	ns
Row Active Time (Derated)	tRAS	Min	tRAS + 1.875	ns
Row Precharge Time (Derated)	tRP	Min	tRP + 1.875	ns
Active Bank A to Active Bank B (Derated)	tRRD	Min	tRRD + 1.875	ns


## Note:

- Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- All AC timings assume an input slew rate of TBDV/ns.
- Measured with 4 V/ns differential CK\_t/CK\_c slew rate and nominal V<sub>IX</sub>.
- READ, WRITE, and Input setup and hold values are referenced to V<sub>REF</sub>.
- For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V<sub>TT</sub>). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing [Burst Read:RL=12, BL=8, tDQSCK<tCK] shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.


6. Output Transition Timing



7. The parameters  $t_{LZ(DQS)}$ ,  $t_{LZ(DQ)}$ ,  $t_{HZ(DQS)}$ , and  $t_{HZ(DQ)}$  are defined as single-ended. The timing parameters  $t_{RPRE}$  and  $t_{RPST}$  are determined from the differential signal  $DQS\_t - DQS\_c$ .
8. Measured from the point when  $DQS\_t/DQS\_c$  begins driving the signal to the point when  $DQS\_t/DQS\_c$  begins driving the first rising strobe edge. See Pre and Post-amble section in Operating & Timing spec.
9. Measured from the last falling strobe edge of  $DQS\_t/DQS\_c$  to the point when  $DQS\_t/DQS\_c$  finishes driving the signal.
10. Input set-up/hold time for signal (CA[9:0], CS).
11. To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example,  $t_{CK}$  during boot is  $t_{CKb}$ ).
12. The LPDDR4x device will set some default values upon receiving a RESET (MRW) command as specified in "Definition".
13. The output skew parameters are measured with default output impedance settings using the reference load.
14. Includes DRAM process, voltage, and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
15.  $t_{DQCK\_temp}$  max delay variation as a function of Temperature.
16.  $t_{DQCK\_volt}$  max delay variation as a function of DC voltage variation for  $V_{DDQ}$  and  $V_{DD2}$ .  $t_{DQCK\_volt}$  should be used to calculate timing variation due to  $V_{DDQ}$  and  $V_{DD2}$  noise < 20 MHz. Host controller does not need to account for any variation due to  $V_{DDQ}$  and  $V_{DD2}$  noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the  $\text{Max}\{\text{abs}\{t_{DQCKmin@V1} - t_{DQCKmax@V2}\}, \text{abs}\{t_{DQCKmax@V1} - t_{DQCKmin@V2}\}\} / \text{abs}\{V1 - V2\}$ .
17. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
18.  $t_{XSR}/t_{XP}/t_{ZQLAT}$  are defined as "to the first rising clock edge next valid command".
19. Refresh Rate is specified by MR4, OP[2:0].
20. Timing derating applies for operation at 85°C to 105°C.
21. The length of Write Postamble depends on MR3 OP1 setting.
22. The same voltage and temperature are applied to  $t_{DQS2CK\_rank2rank}$ .
23.  $t_{DQCK\_rank2rank}$  parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
24. Delay time has to satisfy both analog time(ns) and clock count( $t_{CK}$ ).




25. MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.
26. Delay time has to satisfy both analog time(ns) and clock count( $t_{CK}$ ). For example,  $t_{CMDCKE}$  will not expire until CK has toggled through at least 3 full cycles ( $3 \times t_{CK}$ ) and 1.75ns has transpired. The case which  $3nCK$  is applied to is shown below.



27. In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.

28.  $t_{WLIWV}$  is defined in a similar manner to  $t_{dIVW\_Total}$ , except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window. The DQS input mask for timing with respect to CK is shown in Figure 25. The "total" mask ( $t_{WLIWV}$ ) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than TBD. The mask is a receiver property and it is not the valid data-eye.

DQS\_t/DQS\_c and CK\_t/CK\_c at DRAM Latch




29. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
30. DQS\_t has to retain a low level during tDQSCKE period, as well as DQS\_c has to retain a high level.
31. See Masked Write Operation for detail.
32. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
33. Exit Command Bus Training Mode to next valid command delay Time depends on value of  $V_{REFCA}$  setting: MR12 OP[5:0] and  $V_{REFCA}$  Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping table. Additionally, exit Command Bus Training Mode to next valid command delay Time may affect  $V_{REFDQ}$  setting. Settling time of  $V_{REFDQ}$  level is same as  $V_{REFCA}$  level.



## CA Rx Voltage and Timing

The command and address (CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




$V_{cent\_CA(pin\ avg)}$  is defined as the midpoint between the largest  $V_{cent\_CA}$  voltage level and the smallest  $V_{cent\_CA}$  voltage level across all CA and CS pins for a given DRAM component. Each CA  $V_{cent}$  level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in above figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level  $V_{REF}$  will be set by the system to account for Ron and ODT settings.




### CK\_t, CK\_c Data-in at DRAM Pin

Minimum CA Eye center aligned




TcIVW for all CA signals is defined as centered on the CK\_t/CK\_c crossing at the DRAM pin.

All of the timing terms in above figure. are measured from the CK\_t/CK\_c to the center(midpoint) of the TcIVW window taken at the  $V_{cIVW\_total}$  voltage levels centered around  $V_{cent\_CA(pin\ mid)}$ .



**Note:**

1.  $SRIN_{cIVW} = V_{cIVW\_Total} / (tr \text{ or } tf)$ , signal must be monotonic within tr and tf range.





Symbol	Parameter	4266		Unit	Note
		Min	Max		
$V_{cIVW}$	Rx Mask Voltage P-P	TBD	TBD	mV	1,2,3
$T_{cIVW}$	Rx Timing Window	TBD	TBD	UI*	1,2,3
$V_{IHL\_AC}$	CA AC Input Pulse Amplitude Pk-Pk	TBD	TBD	mV	4,7
$T_{cIPW}$	CA Input Pulse Width	TBD	TBD	UI*	5
$SRIN_{cIVW}$	Input Slew Rate over $V_{cIVW}$	TBD	TBD	V/ns	6

\*UI = tCK(avg)min

**Note:**

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage  $V_{cIVW}$  total(max) must be centered around  $V_{cent\_CA}$  (pin mid).
3.  $V_{cent\_CA}$  must be within the adjustment range of the CA internal  $V_{REF}$ .
4. CA only input pulse signal amplitude into the receiver must meet or exceed  $V_{IHL\_AC}$  at any point over the total UI. No timing requirement above level.  $V_{IHL\_AC}$  is the peak to peak voltage centered around  $V_{cent\_CA}$  (pin mid) such that  $V_{IHL\_AC}/2$  min must be met both above and below  $V_{cent\_CA}$ .
5. CA only minimum input pulse width defined at the  $V_{cent\_CA}$  (pin mid).
6. Input slew rate over  $V_{cIVW}$  Mask centered at  $V_{cent\_CA}$  (pin mid).
7.  $V_{IHL\_AC}$  does not have to be met when no transitions are occurring.

**DRAM Data Timing**



Parameter	Symbol	4266		Unit	Note
		Min	Max		
Data Timing					
DQS_t, DQS_c to DQ Skew total, per group, per access (DBI disabled)	tDQSQ	TBD	TBD	UI	
DQ Output Hold Time total from DQS_t, DQS_c (DBI disabled)	tQH	TBD	TBD	UI	
DQ Ouput Window Time total, per pin (DBI disabled)	tQW_total	TBD	TBD	UI	3
DQ Output Window Time deterministic, per pin (DBI disabled)	tQW_dj	TBD	TBD	UI	2,3
DQS_t, DQS_c to DQ Skew total, per group, per access (DBI enabled)	tDQSQ_DBI	TBD	TBD	UI	
DQ Output Hold Time total from DQS_t, DQS_c (DBI enabled)	tQH_DBI	TBD	TBD	UI	
DQ Output Window Time total, per pin (DBI enabled)	tQW_total_DBI	TBD	TBD	UI	3
Data Strobe Timing					
DQS_t, DQS_c Differential Output Low Time (DBI disabled)	tQSH	TBD	TBD	tCK(avg)	3,4
DQS_t, DQS_c Differential Output High Time (DBI disabled)	tQSL	TBD	TBD	tCK(avg)	3,5
DQS_t, DQS_c Differential Output Low Time (DBI enabled)	tQSH_DBI	TBD	TBD	tCK(avg)	4,6
DQS_t, DQS_c Differential Output High Time (DBI enabled)	tQSL_DBI	TBD	TBD	tCK(avg)	5,6


UI = tCK(avg)min

**Note:**

1. The deterministic component of the total timing. Measurement method tbd.
2. This parameter will be characterized and guaranteed by design.
3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tCK(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
4. tQSL describes the instantaneous differential output low pulse width on DQS\_t - DQS\_c, as it measured the next rising edge from an arbitrary falling edge.
5. tQSH describes the instantaneous differential output high pulse width on DQS\_t - DQS\_c, as it measured the next rising edge from an arbitrary falling edge.
6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tCK(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

## DQ Rx Voltage and Timing


The DQ input receiver mask for voltage and timing is shown Figure 33. is applied per pin. The “total” mask ( $V_{dIVW\_total}$ ,  $T_{diVW\_total}$ ) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than TBD. The mask is a receiver property and it is not the valid data-eye.



$V_{cent\_DQ(pin\ mid)}$  is defined as the midpoint between the largest  $V_{cent\_DQ}$  voltage level and the smallest  $V_{cent\_DQ}$  voltage level across all DQ pins for a given DRAM component. Each DQ  $V_{cent}$  is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in above figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level  $V_{REF}$  will be set by the system to account for Ron and ODT settings.

## DQ, DQS Data-in at DRAM Latch


Internal Composite Data-Eye  
Center aligned to DQS



All DQ signals center aligned to the strobe at the DRAM internal latch


## DQ, DQS Data-in at DRAM Pin

Non Minimum Data-Eye/ Maximum Rx Mask




### Note:

1.  $t_{DQS2DQ}$  is measured at the center (midpoint) of the  $T_{dIVW}$  window.
2.  $DQ_z$  represents the max  $t_{DQS2DQ}$  in this example.
3.  $DQ_y$  represents the min  $t_{DQS2DQ}$  in this example.



### Note:

1.  $SRIN_{dIVW} = V_{dIVW\_total} / (tr \text{ or } tf)$ , signal must be monotonic within  $tr$  and  $tf$  range.



Parameter	Symbol	4266		Unit	Note
		Min	Max		
Rx Mask Voltage, P-P total	$V_{dIVW\_total}$	TBD	TBD	mV	1,2,3,4
Rx Timing Window Total (at $V_{dIVW}$ Voltage level)	$TdIVW\_total$	TBD	TBD	UI*	1,2,4
Rx Timing Window 1 bit Toggle (at $V_{dIVW}$ Voltage level)	$TdIVW\_1bit$	TBD	TBD	UI*	1,2,4,12
DQ AC Input Pulse Amplitude, Pk-Pk	$V_{IHL\_AC}$	TBD	TBD	mV	5,13
Input Pulse Width (at $V_{cent\_DQ}$ )	$TdIPW\_DQ$	TBD	TBD	UI*	6
DQ to DQS offset	$tDQS2DQ$	TBD	TBD	ps	7
DQ to DQ offset	$tDQ2DQ$	TBD	TBD	ps	8
DQ to DQS offset Temperature variation	$tDQS2DQ\_temp$	TBD	TBD	ps/°C	9
DQ to DQS offset Voltage variation	$tDQS2DQ\_volt$	TBD	TBD	ps/50mV	10
Input Slew Rate over $V_{dIVW\_total}$	$SRIN\_dIVW$	TBD	TBD	V/ns	11
DQ to DQS offset Rank to Rank variation	$tDQS2DQ\_rank2rank$	TBD	TBD	ps	14,15,16


\*UI =  $tCK(avg)min / 2$ **Note:**

1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply with the component Min-Max DC operating conditions.
2. The design specification is a BER < TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
3. Rx mask voltage  $V_{dIVW\_total(max)}$  must be centered around  $V_{cent\_DQ(pin\_mid)}$ .
4.  $V_{cent\_DQ}$  must be within the adjustment range of the DQ internal  $V_{REF}$ .
5. DQ only input pulse amplitude into the receiver must meet or exceed  $V_{IHL\_AC}$  at any point over the total UI. No timing requirement above level.  $V_{IHL\_AC}$  is the peak to peak voltage centered around  $V_{cent\_DQ(pin\_mid)}$  such that  $V_{IHL\_AC} / 2$  min must be met both above and below  $V_{cent\_DQ}$ .
6. DQ only minimum input pulse width defined at the  $V_{cent\_DQ(pin\_mid)}$ .
7. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
9.  $tDQS2DQ$  max delay variation as a function of temperature.
10.  $tDQS2DQ$  max delay variation as a function of the DC voltage variation for  $V_{DDQ}$  and  $V_{DD2}$ . It includes the  $V_{DDQ}$  and  $V_{DD2}$  AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package.
11. Input slew rate over  $V_{dIVW}$  Mask centered at  $V_{cent\_DQ(pin\_mid)}$ .
12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
13.  $V_{IHL\_AC}$  does not have to be met when no transitions are occurring.
14. The same voltage and temperature are applied to  $tDQS2DQ\_rank2rank$ .
15.  $tDQS2DQ\_rank2rank$  parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
16.  $tDQS2DQ\_rank2rank$  support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to vendor datasheet.



### ***Package Diagram***

## 200-Ball Fine Pitch Ball Grid Array Outline



**Note:** All dimensions are in millimeter.



Version History

Version	History	Date	Remarks
0.1	Preliminary Release	Sep, 2023	