

# Agilex<sup>™</sup> 5 FPGAs and SoCs Device Data Sheet

## Contents

---

|                                                                                  |          |
|----------------------------------------------------------------------------------|----------|
| <b>Agilex™ 5 FPGAs and SoCs Device Data Sheet.....</b>                           | <b>3</b> |
| Electrical Characteristics.....                                                  | 4        |
| Operating Conditions.....                                                        | 4        |
| Switching Characteristics.....                                                   | 60       |
| Core Performance Specifications.....                                             | 60       |
| Periphery Performance Specifications.....                                        | 78       |
| GTS Transceiver Performance Specifications.....                                  | 94       |
| HPS Performance Specifications.....                                              | 105      |
| Configuration Specifications.....                                                | 167      |
| General Configuration Timing Specifications.....                                 | 167      |
| POR Specifications.....                                                          | 168      |
| External Configuration Clock Source Requirements.....                            | 169      |
| JTAG Configuration Timing.....                                                   | 169      |
| AS Configuration Timing.....                                                     | 170      |
| Avalon Streaming Configuration Timing.....                                       | 173      |
| Configuration Bit Stream Sizes.....                                              | 174      |
| I/O Timing.....                                                                  | 175      |
| Programmable IOE Delay.....                                                      | 175      |
| Glossary.....                                                                    | 175      |
| Document Revision History for the Agilex 5 FPGAs and SoCs Device Data Sheet..... | 179      |

## Agilex™ 5 FPGAs and SoCs Device Data Sheet

This data sheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing.

Until the data sheet status for a device reaches Final, the specifications are subject to change at any time and at Altera's discretion.

**Table 1. Data Sheet Status for Agilex™ 5 FPGAs and SoCs**

| Devices     | Specification | Package | Status      |
|-------------|---------------|---------|-------------|
| All devices | All           | All     | Preliminary |

The following descriptors designate the status level currently applicable to the relevant variant:

- Advance: These are target specifications based on simulation.
- Preliminary: These specifications are based on simulation, early validation, and/or early characterization data.
- Final: These are production specifications based on silicon validation and/or characterization.

**Table 2. Device Grades, Core Speed Grades, and Power Options Supported**

For specification status, see the *Data Sheet Status* table

| Series       | Device Group | Temperature Grade     | Speed Grade and Power Option Supported |
|--------------|--------------|-----------------------|----------------------------------------|
| D            | A            | Extended / Industrial | -1V (fastest)                          |
|              |              |                       | -2V                                    |
|              |              |                       | -3V                                    |
| E            | A            | Extended / Industrial | -1V (fastest)                          |
|              |              |                       | -2V                                    |
| continued... |              |                       |                                        |

| Series | Device Group | Temperature Grade     | Speed Grade and Power Option Supported |
|--------|--------------|-----------------------|----------------------------------------|
|        | B            | Extended / Industrial | -2E                                    |
|        |              |                       | -3V                                    |
|        |              |                       | -4S (fastest)                          |
|        |              |                       | -5S                                    |
|        |              |                       | -6S                                    |
|        |              |                       | -6X                                    |

The suffix after the speed grade denotes the power options offered.

- V—standard power (VID)
- E—low power (VID)
- S—standard power (fixed voltage)
- X—low power (fixed voltage)

## Electrical Characteristics

### Operating Conditions

The devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the devices, you must consider the operating requirements described in this section.

### Absolute Maximum Ratings

This section defines the maximum operating conditions. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

**Caution:** Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

**Table 3. D-Series FPGAs Absolute Maximum Ratings**

For specification status, see the *Data Sheet Status* table

| Symbol                            | Description                                                                                                             | Condition | Minimum | Maximum | Unit |
|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----------|---------|---------|------|
| V <sub>CC</sub>                   | Core voltage supply                                                                                                     | —         | –0.5    | 1.21    | V    |
| V <sub>CCP</sub>                  | Periphery supply voltage for the I/O banks                                                                              | —         | –0.5    | 1.21    | V    |
| V <sub>CCH_SDM</sub>              | SDM block transceiver supply voltage sense                                                                              | —         | –0.5    | 1.332   | V    |
| V <sub>CCPT</sub>                 | Power supply for I/O, DTS, SDM, and system PLL                                                                          | —         | –0.5    | 2.08    | V    |
| V <sub>CCRCORE</sub>              | Power supply for programmable power technology                                                                          | —         | –0.5    | 1.64    | V    |
| V <sub>CCBAT</sub> <sup>(1)</sup> | Battery back-up power supply (for design security volatile key register)                                                | —         | –0.5    | 2.08    | V    |
| V <sub>CCIO_PIO_SDM</sub>         | SDM block I/O supply voltage sense of bank 3A                                                                           | 1.2 V     | –0.5    | 1.6     | V    |
| V <sub>CC_IO_SDM</sub>            | I/O digital supply voltage sense in SDM block                                                                           | —         | –0.5    | 1.21    | V    |
| V <sub>CCIO_SDM</sub>             | SDM block configuration pins power supply                                                                               | —         | –0.5    | 2.08    | V    |
| V <sub>CCL_ADC_SDM</sub>          | Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices | —         | –0.5    | 1.21    | V    |
| V <sub>CCL_SDM</sub>              | SDM digital power supply                                                                                                | —         | –0.5    | 1.07    | V    |
| V <sub>CC_HSSI_[L1, R4]</sub>     | Transceiver, system PLL, and hard IP digital power supply                                                               | —         | –0.5    | 1.07    | V    |
| continued...                      |                                                                                                                         |           |         |         |      |

(1) Power up V<sub>CCBAT</sub> with a non-volatile battery power source when using the device security AES BBRAM key. When not using the AES BBRAM key, tie this pin to ground.

| Symbol                                     | Description                                                                                                       | Condition | Minimum | Maximum | Unit |
|--------------------------------------------|-------------------------------------------------------------------------------------------------------------------|-----------|---------|---------|------|
| V <sub>CCPLLDIG_SDM</sub>                  | SDM block PLL digital power supply                                                                                | —         | –0.5    | 1.07    | V    |
| V <sub>CCPLL_SDM</sub>                     | SDM block PLL analog power supply                                                                                 | —         | –0.5    | 2.08    | V    |
| V <sub>CCFUSEWR_SDM</sub>                  | Fuse block writing power supply                                                                                   | —         | –0.5    | 2.08    | V    |
| V <sub>CCADC</sub>                         | ADC voltage sensor power supply                                                                                   | —         | –0.5    | 2.08    | V    |
| V <sub>CCL_HPS</sub>                       | HPS DSU voltage and periphery circuitry power supply                                                              | —         | –0.5    | 1.21    | V    |
| V <sub>CCL_HPS_CORE0_CORE1</sub>           | HPS A55 cores power rail                                                                                          | —         | –0.5    | 1.21    | V    |
| V <sub>CCL_HPS_CORE2</sub>                 | HPS A76 core power rail                                                                                           | —         | –0.5    | 1.21    | V    |
| V <sub>CCL_HPS_CORE3</sub>                 | HPS A76 core power rail                                                                                           | —         | –0.5    | 1.21    | V    |
| V <sub>CCPLLDIG1_HPS</sub>                 | HPS PLL1 digital power supply                                                                                     | —         | –0.5    | 1.21    | V    |
| V <sub>CCPLLDIG2_HPS</sub>                 | HPS PLL2 digital power supply                                                                                     | —         | –0.5    | 1.21    | V    |
| V <sub>CCPLL1_HPS</sub>                    | HPS PLL1 analog power supply                                                                                      | —         | –0.5    | 2.08    | V    |
| V <sub>CCPLL2_HPS</sub>                    | HPS PLL2 analog power supply                                                                                      | —         | –0.5    | 2.08    | V    |
| V <sub>CCIO_HPS</sub>                      | HPS I/O buffers power supply                                                                                      | —         | –0.5    | 2.08    | V    |
| V <sub>CCEHT_GTS[L1, R4][A, B, C, D]</sub> | Transceiver PMA, TX PLL, transceiver reference clock, and global reference clock high-voltage analog power supply | —         | –0.5    | 2.08    | V    |
| V <sub>CCERT_GTS[L1, R4][A, B, C, D]</sub> | Transceiver PMA, transceiver reference clock, and global reference clock low-voltage analog power supply          | —         | –0.5    | 1.34    | V    |

*continued...*

| Symbol                 | Description                  | Condition                                                    | Minimum | Maximum                           | Unit |
|------------------------|------------------------------|--------------------------------------------------------------|---------|-----------------------------------|------|
| V <sub>CCIO_PIO</sub>  | HSIO bank power supply       | V <sub>CCIO_PIO</sub> = 1.0 V                                | −0.5    | 1.365                             | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.05 V                               | −0.5    | 1.43                              | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.1 V                                | −0.5    | 1.5                               | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.2 V                                | −0.5    | 1.64                              | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.3 V                                | −0.5    | 1.74                              | V    |
| V <sub>CCIO_HVIO</sub> | HVIO bank power supply       | V <sub>CCIO_HVIO</sub> = 3.3 V                               | −0.5    | 3.74                              | V    |
|                        |                              | V <sub>CCIO_HVIO</sub> = 2.5 V                               | −0.5    | 2.83                              | V    |
|                        |                              | V <sub>CCIO_HVIO</sub> = 1.8 V                               | −0.5    | 2.04                              | V    |
| V <sub>CCPT_HVIO</sub> | Supply voltage for 1.8 V I/O | —                                                            | −0.5    | 2.04                              | V    |
| V <sub>I</sub>         | DC input voltage             | V <sub>CCIO_PIO</sub> = 1.0 V <sup>(2)</sup> <sup>(3)</sup>  | −0.3    | V <sub>CCIO_PIO(MAX)</sub> + 0.25 | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.05 V <sup>(2)</sup> <sup>(3)</sup> | −0.3    | V <sub>CCIO_PIO(MAX)</sub> + 0.25 | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.1 V <sup>(2)</sup> <sup>(3)</sup>  | −0.3    | V <sub>CCIO_PIO(MAX)</sub> + 0.25 | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.2 V <sup>(2)</sup> <sup>(3)</sup>  | −0.3    | V <sub>CCIO_PIO(MAX)</sub> + 0.25 | V    |
|                        |                              | V <sub>CCIO_PIO</sub> = 1.3 V <sup>(2)</sup> <sup>(3)</sup>  | −0.3    | V <sub>CCIO_PIO(MAX)</sub> + 0.25 | V    |
|                        |                              | V <sub>CCIO_SDM</sub> = 1.8 V                                | −0.3    | V <sub>CCIO_SDM(MAX)</sub> + 0.3  | V    |
|                        |                              | V <sub>CCIO_HPS</sub> = 1.8 V                                | −0.3    | V <sub>CCIO_HPS(MAX)</sub> + 0.3  | V    |
|                        |                              | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V                 | −0.3    | V <sub>CCIO_HVIO(MAX)</sub> + 0.3 | V    |
| continued...           |                              |                                                              |         |                                   |      |

<sup>(2)</sup> Applies to LVCMOS I/O standards only. For true differential input, refer to the V<sub>ICM(min)</sub>, V<sub>ICM(max)</sub>, and V<sub>ID(max)</sub> specifications.

<sup>(3)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V<sub>I(DC)</sub> for the LVCMOS input can go up to V<sub>CCIO\_PIO(MAX)</sub> + 0.3 V.

| Symbol                                         | Description               | Condition                                                                                                    | Minimum | Maximum | Unit |
|------------------------------------------------|---------------------------|--------------------------------------------------------------------------------------------------------------|---------|---------|------|
| I <sub>OUT</sub> <sup>(4)</sup> <sup>(5)</sup> | DC output current per pin | V <sub>CCIO_PIO</sub> = 1.0 V, 1.05 V, 1.1 V, 1.2 V, 1.3 V <sup>(6)</sup> <sup>(7)</sup>                     | −7.5    | 7.5     | mA   |
|                                                |                           | V <sub>CCIO_SDM</sub> , V <sub>CCIO_HPS</sub> = 1.8 V <sup>(8)</sup>                                         | −20     | 20      | mA   |
|                                                |                           | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 12 mA <sup>(9)</sup> <sup>(10)</sup> | −8      | 8       | mA   |
|                                                |                           | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 9 mA <sup>(9)</sup> <sup>(10)</sup>  | −6      | 6       | mA   |
|                                                |                           | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 6 mA <sup>(9)</sup> <sup>(10)</sup>  | −4      | 4       | mA   |
| continued...                                   |                           |                                                                                                              |         |         |      |

<sup>(4)</sup> Total current per I/O bank must not exceed 100 mA.

<sup>(5)</sup> Applies to all I/O standards and settings supported by I/O banks, including single-ended and differential I/Os.

<sup>(6)</sup> The maximum current allowed through any HSIO pin during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed 1.2 V or the V<sub>CCIO\_PIO</sub> supply rail of the bank where the I/O pin resides in, whichever is the lower voltage. While this device is not turned on, the I/O pin should be tri-stated or not driven with any external voltages.

<sup>(7)</sup> The DC output current per pin may exceed 7.5 mA with a duration limit. For more details, refer to the related information.

<sup>(8)</sup> The maximum current allowed through any HPS/SDM pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V<sub>CCIO\_HPS</sub> or V<sub>CCIO\_SDM</sub> supply rail of the bank where the I/O pin resides in.

<sup>(9)</sup> The maximum current allowed through any HVIO pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V<sub>CCIO\_HVIO</sub> supply rail of the bank where the I/O pin resides in.

<sup>(10)</sup> The DC output current per pin may exceed specified values with a duration limit. For more details, refer to *General Purpose I/O User Guide*.



| Symbol                | Description                   | Condition                                                                                                                  | Minimum | Maximum | Unit |
|-----------------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------|---------|---------|------|
|                       |                               | $V_{CCIO\_HVIO} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V}$ Current Strength Setting = 3 mA <sup>(9)</sup> <sup>(10)</sup> | -2      | 2       | mA   |
| $T_J$ <sup>(11)</sup> | Absolute junction temperature | —                                                                                                                          | -40     | 125     | °C   |
| $T_{STG}$             | Storage temperature           | —                                                                                                                          | -55     | 150     | °C   |

**Table 4. E-Series FPGAs Absolute Maximum Ratings**

For specification status, see the *Data Sheet Status* table

| Symbol         | Description                                | Condition                     | Minimum | Maximum | Unit |
|----------------|--------------------------------------------|-------------------------------|---------|---------|------|
| $V_{CC}$       | Core voltage supply                        | SmartVID: -1V, -2V, -2E, -3V  | -0.5    | 1.21    | V    |
|                |                                            | Fixed voltage: -4S            | -0.5    | 1.07    | V    |
|                |                                            | Fixed voltage: -5S            | -0.5    | 1.043   | V    |
|                |                                            | Fixed voltage: -6S, -6X       | -0.5    | 1.004   | V    |
| $V_{CCP}$      | Periphery supply voltage for the I/O banks | SmartVID: -1V, -2V, -2E, -3V  | -0.5    | 1.21    | V    |
|                |                                            | Fixed voltage: -4S            | -0.5    | 1.07    | V    |
|                |                                            | Fixed voltage: -5S            | -0.5    | 1.043   | V    |
|                |                                            | Fixed voltage: -6S, -6X       | -0.5    | 1.004   | V    |
| $V_{CCH\_SDM}$ | SDM block transceiver supply voltage sense | SmartVID: -1V, -2V, -2E, -3V  | -0.5    | 1.07    | V    |
|                |                                            | Without Transceiver: -4S      | -0.5    | 1.07    | V    |
|                |                                            | Without Transceiver: -5S,     | -0.5    | 1.043   | V    |
|                |                                            | Without Transceiver: -6S, -6X | -0.5    | 1.004   | V    |

*continued...*

<sup>(11)</sup> When using the device at  $T_J = 100^\circ\text{C}$ , the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.

| Symbol                             | Description                                                                                                             | Condition                    | Minimum | Maximum | Unit |
|------------------------------------|-------------------------------------------------------------------------------------------------------------------------|------------------------------|---------|---------|------|
|                                    |                                                                                                                         | With Transceiver             | –0.5    | 1.332   | V    |
| V <sub>CCPT</sub>                  | Power supply for I/O, DTS, SDM, and system PLL                                                                          | —                            | –0.5    | 2.08    | V    |
| V <sub>CCRCORE</sub>               | Power supply for programmable power technology                                                                          | —                            | –0.5    | 1.64    | V    |
| V <sub>CCBAT</sub> <sup>(12)</sup> | Battery back-up power supply (for design security volatile key register)                                                | —                            | –0.5    | 2.08    | V    |
| V <sub>CCIO_PIO_SDM</sub>          | SDM block I/O supply voltage sense of bank 3A                                                                           | 1.2 V                        | –0.5    | 1.6     | V    |
| V <sub>CC_IO_SDM</sub>             | I/O digital supply voltage sense in SDM block                                                                           | SmartVID: –1V, –2V, –2E, –3V | –0.5    | 1.21    | V    |
|                                    |                                                                                                                         | Fixed voltage: –4S           | –0.5    | 1.07    | V    |
|                                    |                                                                                                                         | Fixed voltage: –5S           | –0.5    | 1.043   | V    |
|                                    |                                                                                                                         | Fixed voltage: –6S, –6X      | –0.5    | 1.004   | V    |
| V <sub>CCIO_SDM</sub>              | SDM block configuration pins power supply                                                                               | —                            | –0.5    | 2.08    | V    |
| V <sub>CCL_ADC_SDM</sub>           | Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices | SmartVID: –1V, –2V, –2E, –3V | –0.5    | 1.21    | V    |
|                                    |                                                                                                                         | Fixed voltage: –4S           | –0.5    | 1.07    | V    |
|                                    |                                                                                                                         | Fixed voltage: –5S           | –0.5    | 1.043   | V    |
|                                    |                                                                                                                         | Fixed voltage: –5S, –6S, –6X | –0.5    | 1.004   | V    |
| V <sub>CCL_SDM</sub>               | SDM digital power supply                                                                                                | SmartVID: –1V, –2V, –2E, –3V | –0.5    | 1.07    | V    |
|                                    |                                                                                                                         | Fixed voltage: –4S           | –0.5    | 1.07    | V    |
| continued...                       |                                                                                                                         |                              |         |         |      |

<sup>(12)</sup> Power up V<sub>CCBAT</sub> with a non-volatile battery power source when using the device security AES BBRAM key. When not using the AES BBRAM key, tie this pin to ground.

| Symbol                           | Description                                               | Condition                    | Minimum | Maximum | Unit |
|----------------------------------|-----------------------------------------------------------|------------------------------|---------|---------|------|
|                                  |                                                           | Fixed voltage: -5S           | -0.5    | 1.043   | V    |
|                                  |                                                           | Fixed voltage: -5S, -6S, -6X | -0.5    | 1.004   | V    |
| V <sub>CC_HSSI_[L1, R4]</sub>    | Transceiver, system PLL, and hard IP digital power supply | SmartVID: -1V, -2V, -2E, -3V | -0.5    | 1.07    | V    |
|                                  |                                                           | Fixed voltage: -4S           | -0.5    | 1.07    | V    |
|                                  |                                                           | Fixed voltage: -5S           | -0.5    | 1.043   | V    |
|                                  |                                                           | Fixed voltage: -6S, -6X      | -0.5    | 1.004   | V    |
| V <sub>CCPLLDIG_SDM</sub>        | SDM block PLL digital power supply                        | SmartVID: -1V, -2V, -2E, -3V | -0.5    | 1.07    | V    |
|                                  |                                                           | Fixed voltage: -4S           | -0.5    | 1.07    | V    |
|                                  |                                                           | Fixed voltage: -5S           | -0.5    | 1.043   | V    |
|                                  |                                                           | Fixed voltage: -6S, -6X      | -0.5    | 1.004   | V    |
| V <sub>CCPLL_SDM</sub>           | SDM block PLL analog power supply                         | —                            | -0.5    | 2.08    | V    |
| V <sub>CCFUSEWR_SDM</sub>        | Fuse block writing power supply                           | —                            | -0.5    | 2.08    | V    |
| V <sub>CCADC</sub>               | ADC voltage sensor power supply                           | —                            | -0.5    | 2.08    | V    |
| V <sub>CCL_HPS</sub>             | HPS DSU voltage and periphery circuitry power supply      | SmartVID: -1V, -2V, -2E, -3V | -0.5    | 1.21    | V    |
|                                  |                                                           | Fixed voltage: -4S           | -0.5    | 1.07    | V    |
|                                  |                                                           | Fixed voltage: -5S           | -0.5    | 1.043   | V    |
|                                  |                                                           | Fixed voltage: -6S, -6X      | -0.5    | 1.004   | V    |
| V <sub>CCL_HPS_CORE0_CORE1</sub> | HPS A55 cores power rail                                  | SmartVID: -1V, -2V, -2E, -3V | -0.5    | 1.21    | V    |
|                                  |                                                           | Fixed voltage: -4S           | -0.5    | 1.07    | V    |
|                                  |                                                           | Fixed voltage: -5S           | -0.5    | 1.043   | V    |

continued...

| Symbol                     | Description                   | Condition                    | Minimum | Maximum | Unit |
|----------------------------|-------------------------------|------------------------------|---------|---------|------|
| V <sub>CCL_HPS_CORE2</sub> | HPS A76 core power rail       | Fixed voltage: –6S, –6X      | –0.5    | 1.004   | V    |
|                            |                               | SmartVID: –1V, –2V, –2E, –3V | –0.5    | 1.21    | V    |
|                            |                               | Fixed voltage: –4S           | –0.5    | 1.07    | V    |
|                            |                               | Fixed voltage: –5S           | –0.5    | 1.043   | V    |
| V <sub>CCL_HPS_CORE3</sub> | HPS A76 core power rail       | Fixed voltage: –6S, –6X      | –0.5    | 1.004   | V    |
|                            |                               | SmartVID: –1V, –2V, –2E, –3V | –0.5    | 1.21    | V    |
|                            |                               | Fixed voltage: –4S           | –0.5    | 1.07    | V    |
|                            |                               | Fixed voltage: –5S           | –0.5    | 1.043   | V    |
| V <sub>CCPLLDIG1_HPS</sub> | HPS PLL1 digital power supply | Fixed voltage: –6S, –6X      | –0.5    | 1.004   | V    |
|                            |                               | SmartVID: –1V, –2V, –2E, –3V | –0.5    | 1.21    | V    |
|                            |                               | Fixed voltage: –4S           | –0.5    | 1.07    | V    |
|                            |                               | Fixed voltage: –5S           | –0.5    | 1.043   | V    |
| V <sub>CCPLLDIG2_HPS</sub> | HPS PLL2 digital power supply | Fixed voltage: –6S, –6X      | –0.5    | 1.004   | V    |
|                            |                               | SmartVID: –1V, –2V, –2E, –3V | –0.5    | 1.21    | V    |
|                            |                               | Fixed voltage: –4S           | –0.5    | 1.07    | V    |
|                            |                               | Fixed voltage: –5S           | –0.5    | 1.043   | V    |
| V <sub>CCPLL1_HPS</sub>    | HPS PLL1 analog power supply  | —                            | –0.5    | 2.08    | V    |
| V <sub>CCPLL2_HPS</sub>    | HPS PLL2 analog power supply  | —                            | –0.5    | 2.08    | V    |
| V <sub>CCIO_HPS</sub>      | HPS I/O buffers power supply  | —                            | –0.5    | 2.08    | V    |
| continued...               |                               |                              |         |         |      |

| Symbol                            | Description                                                                                                       | Condition                                    | Minimum | Maximum                     | Unit |
|-----------------------------------|-------------------------------------------------------------------------------------------------------------------|----------------------------------------------|---------|-----------------------------|------|
| $V_{CCEHT\_GTS}[L1, R4][A, B, C]$ | Transceiver PMA, TX PLL, transceiver reference clock, and global reference clock high-voltage analog power supply | —                                            | –0.5    | 2.08                        | V    |
| $V_{CCERT\_GTS}[L1, R4][A, B, C]$ | Transceiver PMA, transceiver reference clock, and global reference clock low-voltage analog power supply          | —                                            | –0.5    | 1.34                        | V    |
| $V_{CCIO\_PIO}$                   | HSIO bank power supply                                                                                            | $V_{CCIO\_PIO} = 1.0 \text{ V}$              | –0.5    | 1.365                       | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.05 \text{ V}$             | –0.5    | 1.43                        | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.1 \text{ V}$              | –0.5    | 1.5                         | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.2 \text{ V}$              | –0.5    | 1.64                        | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.3 \text{ V}$              | –0.5    | 1.74                        | V    |
| $V_{CCIO\_HVIO}$                  | HVIO bank power supply                                                                                            | $V_{CCIO\_HVIO} = 3.3 \text{ V}$             | –0.5    | 3.74                        | V    |
|                                   |                                                                                                                   | $V_{CCIO\_HVIO} = 2.5 \text{ V}$             | –0.5    | 2.83                        | V    |
|                                   |                                                                                                                   | $V_{CCIO\_HVIO} = 1.8 \text{ V}$             | –0.5    | 2.04                        | V    |
| $V_{CCPT\_HVIO}$                  | Supply voltage for 1.8 V I/O                                                                                      | —                                            | –0.5    | 2.04                        | V    |
| $V_I$                             | DC input voltage                                                                                                  | $V_{CCIO\_PIO} = 1.0 \text{ V}^{(13)} (14)$  | –0.3    | $V_{CCIO\_PIO(MAX)} + 0.25$ | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.05 \text{ V}^{(13)} (14)$ | –0.3    | $V_{CCIO\_PIO(MAX)} + 0.25$ | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.1 \text{ V}^{(13)} (14)$  | –0.3    | $V_{CCIO\_PIO(MAX)} + 0.25$ | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.2 \text{ V}^{(13)} (14)$  | –0.3    | $V_{CCIO\_PIO(MAX)} + 0.25$ | V    |
|                                   |                                                                                                                   | $V_{CCIO\_PIO} = 1.3 \text{ V}^{(13)} (14)$  | –0.3    | $V_{CCIO\_PIO(MAX)} + 0.25$ | V    |

continued...

(13) Applies to LVCMOS I/O standards only. For true differential input, refer to the  $V_{ICM(min)}$ ,  $V_{ICM(max)}$ , and  $V_{ID(max)}$  specifications.

(14) For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the  $V_{I(DC)}$  for the LVCMOS input can go up to  $V_{CCIO\_PIO(MAX)} + 0.3 \text{ V}$ .

| Symbol                                           | Description               | Condition                                                                                                     | Minimum | Maximum                            | Unit |
|--------------------------------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------|---------|------------------------------------|------|
|                                                  |                           | V <sub>CCIO_SDM</sub> = 1.8 V                                                                                 | −0.3    | V <sub>CCIO_SDM</sub> (MAX) + 0.3  | V    |
|                                                  |                           | V <sub>CCIO_HPS</sub> = 1.8 V                                                                                 | −0.3    | V <sub>CCIO_HPS</sub> (MAX) + 0.3  | V    |
|                                                  |                           | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V                                                                  | −0.3    | V <sub>CCIO_HVIO</sub> (MAX) + 0.3 | V    |
| I <sub>OUT</sub> <sup>(15)</sup> <sup>(16)</sup> | DC output current per pin | V <sub>CCIO_PIO</sub> = 1.0 V, 1.05 V, 1.1 V, 1.2 V, 1.3 V <sup>(17)</sup> <sup>(18)</sup>                    | −7.5    | 7.5                                | mA   |
|                                                  |                           | V <sub>CCIO_SDM</sub> , V <sub>CCIO_HPS</sub> = 1.8 V <sup>(19)</sup>                                         | −20     | 20                                 | mA   |
|                                                  |                           | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 12 mA <sup>(20)</sup> <sup>(21)</sup> | −8      | 8                                  | mA   |
|                                                  |                           | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 9 mA <sup>(20)</sup> <sup>(21)</sup>  | −6      | 6                                  | mA   |
| continued...                                     |                           |                                                                                                               |         |                                    |      |

<sup>(15)</sup> Total current per I/O bank must not exceed 100 mA.

<sup>(16)</sup> Applies to all I/O standards and settings supported by I/O banks, including single-ended and differential I/Os.

<sup>(17)</sup> The maximum current allowed through any HSIO pin during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed 1.2 V or the V<sub>CCIO\_PIO</sub> supply rail of the bank where the I/O pin resides in, whichever is the lower voltage. While this device is not turned on, the I/O pin should be tri-stated or not driven with any external voltages.

<sup>(18)</sup> The DC output current per pin may exceed 7.5 mA with a duration limit. For more details, refer to the related information.

<sup>(19)</sup> The maximum current allowed through any HPS/SDM pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V<sub>CCIO\_HPS</sub> or V<sub>CCIO\_SDM</sub> supply rail of the bank where the I/O pin resides in.

<sup>(20)</sup> The maximum current allowed through any HVIO pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V<sub>CCIO\_HVIO</sub> supply rail of the bank where the I/O pin resides in.

<sup>(21)</sup> The DC output current per pin may exceed specified values with a duration limit. For more details, refer to *General Purpose I/O User Guide*.

| Symbol                         | Description                      | Condition                                                                                                          | Minimum | Maximum | Unit |
|--------------------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------|---------|---------|------|
|                                |                                  | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V,<br>3.3 V Current Strength<br>Setting = 6 mA <sup>(20)</sup> <sup>(21)</sup> | –4      | 4       | mA   |
|                                |                                  | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V,<br>3.3 V Current Strength<br>Setting = 3 mA <sup>(20)</sup> <sup>(21)</sup> | –2      | 2       | mA   |
| T <sub>J</sub> <sup>(22)</sup> | Absolute junction<br>temperature | —                                                                                                                  | –40     | 125     | °C   |
| T <sub>STG</sub>               | Storage temperature              | —                                                                                                                  | –55     | 150     | °C   |

### Related Information

- [Recommended Operating Conditions](#) on page 21
- [I/O Standard Specifications](#) on page 44
- [General-Purpose I/O User Guide: Agilex™ 5 FPGAs and SoCs](#)

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, the toggling input data or clock signals may overshoot to the voltage listed in the following tables and undershoot to the following limits for input currents less than 100 mA and periods shorter than 20 ns.

- Undershoot limit of –1.1 V when using V<sub>CCIO\_HPS</sub> or V<sub>CCIO\_SDM</sub> of 1.8 V.
- Undershoot limit of –0.3 V when using V<sub>CCIO\_PIO</sub> of 1.3 V, 1.2 V, 1.1 V, 1.05 V, and 1.0 V.

No overshooting beyond 1.65 V and undershooting below 0.273 V is allowed when using True Differential Signaling I/O standard at V<sub>CCIO\_PIO</sub> = 1.3 V.

No overshooting beyond 1.177 V and undershooting below 0.573 V is allowed when using True Differential Signaling I/O standard at V<sub>CCIO\_PIO</sub> = 1.2 V, 1.1 V, and 1.05 V.

The maximum allowed overshoot duration is specified as a percentage of high time (calculated as  $([\Delta T]/T) \times 100$ ) over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

<sup>(22)</sup> When using the device at T<sub>J</sub> = 100°C, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.

**Table 5. Maximum Allowed Overshoot During Transitions for 1.0 V I/O in HSIO Bank**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

| Symbol     | Description      | Condition (V)                        | Overshoot Duration as % at $T_j = 100^\circ\text{C}$ | Unit |
|------------|------------------|--------------------------------------|------------------------------------------------------|------|
| $V_i$ (AC) | AC input voltage | $V_{\text{CCIO\_PIO}} + 0.25$        | 100                                                  | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.30^{(23)}$ | 30                                                   | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.35$        | 4                                                    | %    |
|            |                  | $> V_{\text{CCIO\_PIO}} + 0.40$      | No overshoot allowed                                 | %    |

**Table 6. Maximum Allowed Overshoot During Transitions for 1.05 V I/O in HSIO Bank**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

| Symbol     | Description      | Condition (V)                        | Overshoot Duration as % at $T_j = 100^\circ\text{C}$ | Unit |
|------------|------------------|--------------------------------------|------------------------------------------------------|------|
| $V_i$ (AC) | AC input voltage | $V_{\text{CCIO\_PIO}} + 0.25$        | 100                                                  | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.30^{(24)}$ | 30                                                   | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.35$        | 4                                                    | %    |
|            |                  | $> V_{\text{CCIO\_PIO}} + 0.40$      | No overshoot allowed                                 | %    |

<sup>(23)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the  $V_i$  (AC) for the LVCMOS input can go up to  $V_{\text{CCIO\_PIO}} + 0.3$  V at an overshoot duration of 100%.

<sup>(24)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the  $V_i$  (AC) for the LVCMOS input can go up to  $V_{\text{CCIO\_PIO}} + 0.3$  V at an overshoot duration of 100%.



**Table 7. Maximum Allowed Overshoot During Transitions for 1.1 V I/O in HSIO Bank**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

| Symbol     | Description      | Condition (V)                        | Overshoot Duration as % at $T_j = 100^\circ\text{C}$ | Unit |
|------------|------------------|--------------------------------------|------------------------------------------------------|------|
| $V_i$ (AC) | AC input voltage | $V_{\text{CCIO\_PIO}} + 0.25$        | 100                                                  | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.30^{(25)}$ | 30                                                   | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.35$        | 4                                                    | %    |
|            |                  | $> V_{\text{CCIO\_PIO}} + 0.40$      | No overshoot allowed                                 | %    |

**Table 8. Maximum Allowed Overshoot During Transitions for 1.2 V I/O in HSIO Bank**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

| Symbol     | Description      | Condition (V)                        | Overshoot Duration as % at $T_j = 100^\circ\text{C}$ | Unit |
|------------|------------------|--------------------------------------|------------------------------------------------------|------|
| $V_i$ (AC) | AC input voltage | $V_{\text{CCIO\_PIO}} + 0.25$        | 100                                                  | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.30^{(26)}$ | 30                                                   | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.35$        | 4                                                    | %    |
|            |                  | $> V_{\text{CCIO\_PIO}} + 0.40$      | No overshoot allowed                                 | %    |

<sup>(25)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the  $V_i$  (AC) for the LVCMOS input can go up to  $V_{\text{CCIO\_PIO}} + 0.3$  V at an overshoot duration of 100%.

<sup>(26)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the  $V_i$  (AC) for the LVCMOS input can go up to  $V_{\text{CCIO\_PIO}} + 0.3$  V at an overshoot duration of 100%.

**Table 9. Maximum Allowed Overshoot During Transitions for 1.3 V I/O in HSIO Bank**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

| Symbol     | Description      | Condition (V)                        | Overshoot Duration as % at $T_j = 100^\circ\text{C}$ | Unit |
|------------|------------------|--------------------------------------|------------------------------------------------------|------|
| $V_i$ (AC) | AC input voltage | $V_{\text{CCIO\_PIO}} + 0.25$        | 100                                                  | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.30^{(27)}$ | 65                                                   | %    |
|            |                  | $V_{\text{CCIO\_PIO}} + 0.35$        | 7                                                    | %    |
|            |                  | $> V_{\text{CCIO\_PIO}} + 0.40$      | No overshoot allowed                                 | %    |

**Table 10. Maximum Allowed Overshoot During Transitions for 1.8 V I/O in HPS and SDM I/O Banks**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

| Symbol              | Description      | Condition (V)                                              | Overshoot Duration as % at T <sub>J</sub> = 100°C | Unit |
|---------------------|------------------|------------------------------------------------------------|---------------------------------------------------|------|
| V <sub>i</sub> (AC) | AC input voltage | V <sub>CCIO_SDM</sub> + 0.30, V <sub>CCIO_HPS</sub> + 0.30 | 100                                               | %    |
|                     |                  | V <sub>CCIO_SDM</sub> + 0.35, V <sub>CCIO_HPS</sub> + 0.35 | 60                                                | %    |
|                     |                  | V <sub>CCIO_SDM</sub> + 0.40, V <sub>CCIO_HPS</sub> + 0.40 | 30                                                | %    |
|                     |                  | V <sub>CCIO_SDM</sub> + 0.45, V <sub>CCIO_HPS</sub> + 0.45 | 20                                                | %    |
| continued...        |                  |                                                            |                                                   |      |

<sup>(27)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the  $V_i$  (AC) for the LVCMOS input can go up to  $V_{\text{CCIO\_PIO}} + 0.3$  V at an overshoot duration of 100%.

| Symbol | Description | Condition (V)                                    | Overshoot Duration as % at $T_J = 100^\circ\text{C}$ | Unit |
|--------|-------------|--------------------------------------------------|------------------------------------------------------|------|
|        |             | $V_{CCIO\_SDM} + 0.50, V_{CCIO\_HPS} + 0.50$     | 10                                                   | %    |
|        |             | $V_{CCIO\_SDM} + 0.55, V_{CCIO\_HPS} + 0.55$     | 6                                                    | %    |
|        |             | $> V_{CCIO\_SDM} + 0.55, > V_{CCIO\_HPS} + 0.55$ | No overshoot allowed                                 | %    |

**Table 11. Maximum Allowed Overshoot During Transitions for 1.8 V, 2.5 V, and 3.3 V in HVIO Bank**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.


For specification status, see the *Data Sheet Status* table

| Symbol                     | Description      | Condition (V)             | Overshoot Duration as % at $T_J = 100^\circ\text{C}$ | Unit |
|----------------------------|------------------|---------------------------|------------------------------------------------------|------|
| $V_i$ (AC) <sup>(28)</sup> | AC input voltage | $V_{CCIO\_HVIO} + 0.30$   | 100                                                  | %    |
|                            |                  | $V_{CCIO\_HVIO} + 0.35$   | 42                                                   | %    |
|                            |                  | $V_{CCIO\_HVIO} + 0.40$   | 18                                                   | %    |
|                            |                  | $V_{CCIO\_HVIO} + 0.45$   | 9                                                    | %    |
|                            |                  | $V_{CCIO\_HVIO} + 0.50$   | 4                                                    | %    |
|                            |                  | $> V_{CCIO\_HVIO} + 0.55$ | No overshoot allow                                   | %    |

For example, when using 1.2 V I/O standard with 1.26 V  $V_{CCIO\_PIO}$ , a signal that overshoots to 1.61 V can only be at 1.61 V for ~4% over the lifetime of the device. For an overshoot of 1.51 V, the percentage of high time for the overshoot can be as high as 100% over the lifetime of the device.

(28) This value applies to both input and output configuration.

**Figure 1. Overshoot Duration Example (for 1.2 V HSIO Bank at  $V_{CCIO\_PIO} = 1.26$  V)**



## Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters.

## Recommended Operating Conditions

**Table 12. D-Series FPGAs Recommended Operating Conditions**

This table lists the steady-state voltage values expected. Power supply ramps must all be strictly monotonic, without plateaus.

For specification status, see the *Data Sheet Status* table

| Symbol                            | Description                                    | Condition                                | Minimum <sup>(29)</sup> | Typical                     | Maximum <sup>(29)</sup> | Unit |
|-----------------------------------|------------------------------------------------|------------------------------------------|-------------------------|-----------------------------|-------------------------|------|
| V <sub>CC</sub>                   | Core voltage supply                            | SmartVID <sup>(30)</sup> : -1V, -2V, -3V | (Typical) - 3%          | 0.70 - 0.90 <sup>(31)</sup> | (Typical) + 3%          | V    |
| V <sub>CCP</sub>                  | Periphery supply voltage for the I/O banks     | SmartVID <sup>(30)</sup> : -1V, -2V, -3V | (Typical) - 3%          | 0.70 - 0.90 <sup>(31)</sup> | (Typical) + 3%          | V    |
| V <sub>CCH_SDM</sub>              | SDM block transceiver supply voltage sense     | —                                        | 0.975                   | 1                           | 1.025                   | V    |
| V <sub>CCPT</sub> <sup>(32)</sup> | Power supply for I/O, DTS, SDM, and system PLL | —                                        | 1.746                   | 1.8                         | 1.854                   | V    |
| V <sub>CCRCORE</sub>              | Power supply for programmable power technology | —                                        | 1.14                    | 1.2                         | 1.26                    | V    |
| continued...                      |                                                |                                          |                         |                             |                         |      |

<sup>(29)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

<sup>(30)</sup> The use of Power Management Bus (PMBus\*) voltage regulator dedicated to SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.

<sup>(31)</sup> The typical value is based on the SmartVID programmed value.

<sup>(32)</sup> Must use a tolerance of ±3% when sharing with V<sub>CCIO\_HVIO</sub>. A tolerance of ±5% is only allowed when V<sub>CCPT</sub> is not shared with other rails.

| Symbol                                    | Description                                                                                                             | Condition                                | Minimum <sup>(29)</sup> | Typical                     | Maximum <sup>(29)</sup> | Unit |
|-------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|------------------------------------------|-------------------------|-----------------------------|-------------------------|------|
| V <sub>CCBAT</sub> <sup>(33)</sup>        | Battery back-up power supply (for design security volatile key register)                                                | —                                        | 1                       | 1 – 1.80                    | 1.8                     | V    |
| I <sub>BAT</sub>                          | Battery back-up power supply (for design security volatile key register)                                                | V <sub>CCBAT</sub> = 1.2 V               | —                       | —                           | 200                     | nA   |
| V <sub>CCIO_PIO_SDM</sub> <sup>(34)</sup> | SDM block I/O supply voltage sense of bank 3A                                                                           | 1.2 V                                    | 1.164                   | 1.2                         | 1.236                   | V    |
| V <sub>CC_IO_SDM</sub>                    | I/O digital supply voltage sense in SDM block                                                                           | SmartVID <sup>(30)</sup> : –1V, –2V, –3V | (Typical) – 3%          | 0.70 – 0.90 <sup>(31)</sup> | (Typical) + 3%          | V    |
| V <sub>CCIO_SDM</sub>                     | SDM block configuration pins power supply                                                                               | —                                        | 1.71                    | 1.8                         | 1.89                    | V    |
| V <sub>CCL_ADC_SDM</sub>                  | Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices | SmartVID <sup>(30)</sup> : –1V, –2V, –3V | (Typical) – 3%          | 0.70 – 0.90 <sup>(31)</sup> | (Typical) + 3%          | V    |
| V <sub>CCL_SDM</sub>                      | SDM digital power supply                                                                                                | —                                        | 0.776                   | 0.8                         | 0.824                   | V    |
| V <sub>CCPLLDIG_SDM</sub>                 | SDM block PLL digital power supply                                                                                      | —                                        | 0.776                   | 0.8                         | 0.824                   | V    |
| continued...                              |                                                                                                                         |                                          |                         |                             |                         |      |

<sup>(29)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

<sup>(33)</sup> Power up V<sub>CCBAT</sub> with a non-volatile battery power source when using the device security AES BBRAM key. When not using the AES BBRAM key, tie this pin to ground.

<sup>(34)</sup> Must be supplied at 1.2 V when using Avalon® Streaming ×16 configuration schemes. For more information, please refer to the Agilex™ 5 Device Family Pin Connection Guidelines.

| Symbol                         | Description                       | Condition                                     | Minimum <sup>(29)</sup> | Typical | Maximum <sup>(29)</sup>      | Unit |
|--------------------------------|-----------------------------------|-----------------------------------------------|-------------------------|---------|------------------------------|------|
| V <sub>CCPLL_SDM</sub>         | SDM block PLL analog power supply | —                                             | 1.71                    | 1.8     | 1.89                         | V    |
| V <sub>CCFUSEWR_SDM</sub>      | Fuse block writing power supply   | —                                             | 1.71                    | 1.8     | 1.89                         | V    |
| V <sub>CCADC</sub>             | ADC voltage sensor power supply   | —                                             | 1.71                    | 1.8     | 1.89                         | V    |
| V <sub>CCIO_PIO</sub>          | HSIO bank power supply            | 1.0 V                                         | 0.95                    | 1       | 1.05                         | V    |
|                                |                                   | 1.05 V <sup>(35)</sup>                        | 1.0185                  | 1.05    | 1.0815                       | V    |
|                                |                                   | 1.1 V <sup>(35)</sup>                         | 1.067                   | 1.1     | 1.133                        | V    |
|                                |                                   | 1.2 V <sup>(35)</sup>                         | 1.164                   | 1.2     | 1.236                        | V    |
|                                |                                   | 1.3 V                                         | 1.261                   | 1.3     | 1.339                        | V    |
| V <sub>CCIO_HVIO</sub>         | HVIO bank power supply            | 3.3 V                                         | 3.201                   | 3.3     | 3.399                        | V    |
|                                |                                   | 2.5 V                                         | 2.425                   | 2.5     | 2.575                        | V    |
|                                |                                   | 1.8 V                                         | 1.746                   | 1.8     | 1.854                        | V    |
| V <sub>CCPT_HVIO</sub>         | Supply voltage for 1.8 V I/O      | —                                             | 1.746                   | 1.8     | 1.854                        | V    |
| V <sub>I</sub> <sup>(36)</sup> | DC input voltage                  | V <sub>CCIO_PIO</sub> = 1.0 V <sup>(37)</sup> | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |

*continued...*

- <sup>(29)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- <sup>(35)</sup> Each sub-bank can only support a single voltage tolerance. The V<sub>CCIO\_PIO</sub> tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes:
- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
  - PHYLITE mode
  - GPIO mode
- <sup>(36)</sup> This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.

| Symbol         | Description    | Condition                                                  | Minimum <sup>(29)</sup> | Typical | Maximum <sup>(29)</sup>      | Unit |
|----------------|----------------|------------------------------------------------------------|-------------------------|---------|------------------------------|------|
|                |                | V <sub>CCIO_PIO</sub> = 1.05 V <sup>(38)</sup><br>(37)     | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |
|                |                | V <sub>CCIO_PIO</sub> = 1.1 V <sup>(38)</sup><br>(37)      | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |
|                |                | V <sub>CCIO_PIO</sub> = 1.2 V <sup>(38)</sup><br>(37)      | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |
|                |                | V <sub>CCIO_PIO</sub> = 1.3 V <sup>(38)</sup><br>(37)      | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |
|                |                | V <sub>CCIO_SDM</sub> = 1.8 V                              | −0.3000                 | —       | V <sub>CCIO_SDM</sub> + 0.3  | V    |
|                |                | V <sub>CCIO_HPS</sub> = 1.8 V                              | −0.3000                 | —       | V <sub>CCIO_HPS</sub> + 0.3  | V    |
|                |                | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V               | −0.3000                 | —       | V <sub>CCIO_HVIO</sub> + 0.3 | V    |
| V <sub>O</sub> | Output voltage | V <sub>CCIO_PIO</sub> = 1.0 V, 1.05 V, 1.1 V, 1.2 V, 1.3 V | 0                       | —       | V <sub>CCIO_PIO</sub>        | V    |
|                |                | V <sub>CCIO_SDM</sub> = 1.8 V                              | 0                       | —       | V <sub>CCIO_SDM</sub>        | V    |
|                |                | V <sub>CCIO_HPS</sub> = 1.8 V                              | 0                       | —       | V <sub>CCIO_HPS</sub>        | V    |
|                |                | V <sub>CCIO_HVIO</sub> = 1.8 V, 2.5 V, 3.3 V               | 0                       | —       | V <sub>CCIO_HVIO</sub>       | V    |
| continued...   |                |                                                            |                         |         |                              |      |

<sup>(29)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

<sup>(37)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the  $V_{I(DC)}$  for the LVCMOS input can go up to  $V_{CCIO\_PIO} + 0.3\text{ V}$ .

<sup>(38)</sup> Applies to LVCMOS I/O standards only. For true differential input, refer to the  $V_{ICM(min)}$ ,  $V_{ICM(max)}$ , and  $V_{ID(max)}$  specifications.



| Symbol                                            | Description                    | Condition    | Minimum <sup>(29)</sup> | Typical | Maximum <sup>(29)</sup> | Unit |
|---------------------------------------------------|--------------------------------|--------------|-------------------------|---------|-------------------------|------|
| T <sub>J</sub>                                    | Operating junction temperature | Extended     | 0                       | —       | 100 <sup>(39)</sup>     | °C   |
|                                                   |                                | Industrial   | –40                     | —       | 100 <sup>(39)</sup>     | °C   |
| t <sub>RAMP</sub> <sup>(40)</sup> <sup>(41)</sup> | Power supply ramp time         | Standard POR | 200 μs                  | —       | 100 ms                  | —    |

**Table 13. E-Series FPGAs Recommended Operating Conditions**

This table lists the steady-state voltage values expected. Power supply ramps must all be strictly monotonic, without plateaus.

For specification status, see the *Data Sheet Status* table

| Symbol          | Description         | Condition                                     | Minimum <sup>(42)</sup> | Typical                     | Maximum <sup>(42)</sup> | Unit |
|-----------------|---------------------|-----------------------------------------------|-------------------------|-----------------------------|-------------------------|------|
| V <sub>CC</sub> | Core voltage supply | SmartVID <sup>(43)</sup> : –1V, –2V, –2E, –3V | (Typical) – 3%          | 0.70 – 0.90 <sup>(44)</sup> | (Typical) + 3%          | V    |
|                 |                     | Fixed voltage: –4S                            | 0.776                   | 0.8                         | 0.824                   | V    |

*continued...*

- <sup>(29)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- <sup>(39)</sup> When using the device at T<sub>J</sub> = 100°C, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.
- <sup>(40)</sup> t<sub>RAMP</sub> is the ramp time of each individual power supply, not the ramp time of all combined power supplies. The ramp time applies to both the ramp-up and ramp-down of the power rails.
- <sup>(41)</sup> To support AS fast mode, all power supplies to the device must be fully ramped-up within 10 ms to the recommended operating conditions.
- <sup>(42)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- <sup>(43)</sup> The use of Power Management Bus (PMBus) voltage regulator dedicated to SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.
- <sup>(44)</sup> The typical value is based on the SmartVID programmed value.

| Symbol                            | Description                                    | Condition                                     | Minimum <sup>(42)</sup> | Typical                     | Maximum <sup>(42)</sup> | Unit |
|-----------------------------------|------------------------------------------------|-----------------------------------------------|-------------------------|-----------------------------|-------------------------|------|
| V <sub>CCP</sub>                  | Periphery supply voltage for the I/O banks     | Fixed voltage: –5S                            | 0.756                   | 0.78                        | 0.803                   | V    |
|                                   |                                                | Fixed voltage: –6S, –6X                       | 0.7275                  | 0.75                        | 0.7725                  | V    |
|                                   |                                                | SmartVID <sup>(43)</sup> : –1V, –2V, –2E, –3V | (Typical) – 3%          | 0.70 – 0.90 <sup>(44)</sup> | (Typical) + 3%          | V    |
|                                   |                                                | Fixed voltage: –4S                            | 0.776                   | 0.8                         | 0.824                   | V    |
|                                   |                                                | Fixed voltage: –5S                            | 0.756                   | 0.78                        | 0.803                   | V    |
|                                   |                                                | Fixed voltage: –6S, –6X                       | 0.7275                  | 0.75                        | 0.7725                  | V    |
| V <sub>CCH_SDM</sub>              | SDM block transceiver supply voltage sense     | SmartVID <sup>(43)</sup> : –1V, –2V, –2E, –3V | 0.776                   | 0.8                         | 0.824                   | V    |
|                                   |                                                | Without transceiver: –4S                      | 0.776                   | 0.8                         | 0.824                   | V    |
|                                   |                                                | Without transceiver: –5S                      | 0.756                   | 0.78                        | 0.803                   | V    |
|                                   |                                                | Without transceiver: –6S, –6X                 | 0.7275                  | 0.75                        | 0.7725                  | V    |
|                                   |                                                | With transceiver                              | 0.975                   | 1                           | 1.025                   | V    |
| V <sub>CCPT</sub> <sup>(45)</sup> | Power supply for I/O, DTS, SDM, and system PLL | —                                             | 1.746                   | 1.8                         | 1.854                   | V    |
| V <sub>CCRCORE</sub>              | Power supply for programmable power technology | —                                             | 1.14                    | 1.2                         | 1.26                    | V    |

continued...

<sup>(42)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

<sup>(45)</sup> Must use a tolerance of ±3% when sharing with V<sub>CCIO\_HVIO</sub>. A tolerance of ±5% is only allowed when V<sub>CCPT</sub> is not shared with other rails.

| Symbol                                    | Description                                                                                                             | Condition                                     | Minimum <sup>(42)</sup> | Typical                     | Maximum <sup>(42)</sup> | Unit |
|-------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|-------------------------|-----------------------------|-------------------------|------|
| V <sub>CCBAT</sub> <sup>(46)</sup>        | Battery back-up power supply (for design security volatile key register)                                                | —                                             | 1                       | 1 – 1.80                    | 1.8                     | V    |
| I <sub>BAT</sub>                          | Battery back-up power supply (For design security volatile key register)                                                | V <sub>CCBAT</sub> = 1.2 V                    | —                       | —                           | 200                     | nA   |
| V <sub>CCIO_PIO_SDM</sub> <sup>(47)</sup> | SDM block I/O supply voltage sense of bank 3A                                                                           | 1.2 V                                         | 1.164                   | 1.2                         | 1.236                   | V    |
| V <sub>CC_IO_SDM</sub>                    | I/O digital supply voltage sense in SDM block                                                                           | SmartVID <sup>(43)</sup> : –1V, –2V, –2E, –3V | (Typical) – 3%          | 0.70 – 0.90 <sup>(44)</sup> | (Typical) + 3%          | V    |
|                                           |                                                                                                                         | Fixed voltage: –4S                            | 0.776                   | 0.8                         | 0.824                   | V    |
|                                           |                                                                                                                         | Fixed voltage: –5S                            | 0.756                   | 0.78                        | 0.803                   | V    |
|                                           |                                                                                                                         | Fixed voltage: –6S, –6X                       | 0.7275                  | 0.75                        | 0.7725                  | V    |
| V <sub>CCIO_SDM</sub>                     | SDM block configuration pins power supply                                                                               | —                                             | 1.71                    | 1.8                         | 1.89                    | V    |
| V <sub>CCL_ADC_SDM</sub>                  | Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices | SmartVID <sup>(43)</sup> : –1V, –2V, –2E, –3V | (Typical) – 3%          | 0.70 – 0.90 <sup>(44)</sup> | (Typical) + 3%          | V    |
|                                           |                                                                                                                         | Fixed voltage: –4S                            | 0.776                   | 0.8                         | 0.824                   | V    |
|                                           |                                                                                                                         | Fixed voltage: –5S                            | 0.756                   | 0.78                        | 0.803                   | V    |

continued...

- (42) This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- (46) Power up V<sub>CCBAT</sub> with a non-volatile battery power source when using the device security AES BBRAM key. When not using the AES BBRAM key, tie this pin to ground.
- (47) Must be supplied at 1.2 V when using Avalon Streaming ×16 configuration schemes. For more information, please refer to the *Agilex 5 Device Family Pin Connection Guidelines*.

| Symbol                    | Description                        | Condition                                     | Minimum <sup>(42)</sup> | Typical | Maximum <sup>(42)</sup> | Unit |
|---------------------------|------------------------------------|-----------------------------------------------|-------------------------|---------|-------------------------|------|
|                           |                                    | Fixed voltage: –6S, –6X                       | 0.7275                  | 0.75    | 0.7725                  | V    |
| V <sub>CCL_SDM</sub>      | SDM digital power supply           | SmartVID <sup>(43)</sup> : –1V, –2V, –2E, –3V | 0.776                   | 0.8     | 0.824                   | V    |
|                           |                                    | Fixed voltage: –4S                            | 0.776                   | 0.8     | 0.824                   | V    |
|                           |                                    | Fixed voltage: –5S                            | 0.756                   | 0.78    | 0.803                   | V    |
|                           |                                    | Fixed voltage: –6S, –6X                       | 0.7275                  | 0.75    | 0.7725                  | V    |
| V <sub>CCPLLDIG_SDM</sub> | SDM block PLL digital power supply | SmartVID <sup>(43)</sup> : –1V, –2V, –2E, –3V | 0.776                   | 0.8     | 0.824                   | V    |
|                           |                                    | Fixed voltage: –4S                            | 0.776                   | 0.8     | 0.824                   | V    |
|                           |                                    | Fixed voltage: –5S                            | 0.756                   | 0.78    | 0.803                   | V    |
|                           |                                    | Fixed voltage: –6S, –6X                       | 0.7275                  | 0.75    | 0.7725                  | V    |
| V <sub>CCPLL_SDM</sub>    | SDM block PLL analog power supply  | —                                             | 1.71                    | 1.8     | 1.89                    | V    |
| V <sub>CCFUSEWR_SDM</sub> | Fuse block writing power supply    | —                                             | 1.71                    | 1.8     | 1.89                    | V    |
| V <sub>CCADC</sub>        | ADC voltage sensor power supply    | —                                             | 1.71                    | 1.8     | 1.89                    | V    |
| V <sub>CCIO_PIO</sub>     | HSIO bank power supply             | 1.0 V                                         | 0.95                    | 1       | 1.05                    | V    |
|                           |                                    | 1.05 V <sup>(48)</sup>                        | 1.0185                  | 1.05    | 1.0815                  | V    |
| continued...              |                                    |                                               |                         |         |                         |      |

<sup>(42)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

| Symbol                         | Description                  | Condition                                              | Minimum <sup>(42)</sup> | Typical | Maximum <sup>(42)</sup>      | Unit |
|--------------------------------|------------------------------|--------------------------------------------------------|-------------------------|---------|------------------------------|------|
|                                |                              | 1.1 V <sup>(48)</sup>                                  | 1.067                   | 1.1     | 1.133                        | V    |
|                                |                              | 1.2 V <sup>(48)</sup>                                  | 1.164                   | 1.2     | 1.236                        | V    |
|                                |                              | 1.3 V                                                  | 1.261                   | 1.3     | 1.339                        | V    |
| V <sub>CCIO_HVIO</sub>         | HVIO bank power supply       | 3.3 V                                                  | 3.201                   | 3.3     | 3.399                        | V    |
|                                |                              | 2.5 V                                                  | 2.425                   | 2.5     | 2.575                        | V    |
|                                |                              | 1.8 V                                                  | 1.746                   | 1.8     | 1.854                        | V    |
| V <sub>CCPT_HVIO</sub>         | Supply voltage for 1.8 V I/O | —                                                      | 1.746                   | 1.8     | 1.854                        | V    |
| V <sub>I</sub> <sup>(49)</sup> | DC input voltage             | V <sub>CCIO_PIO</sub> = 1.0 V <sup>(50)</sup>          | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |
|                                |                              | V <sub>CCIO_PIO</sub> = 1.05 V <sup>(51)</sup><br>(50) | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |
|                                |                              | V <sub>CCIO_PIO</sub> = 1.1 V <sup>(51)</sup><br>(50)  | −0.3000                 | —       | V <sub>CCIO_PIO</sub> + 0.25 | V    |

continued...

- (42) This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- (48) Each sub-bank can only support a single voltage tolerance. The V<sub>CCIO\_PIO</sub> tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes:
- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
  - PHYLite mode
  - GPIO mode
- (49) This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.
- (50) For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V<sub>I(DC)</sub> for the LVCMOS input can go up to V<sub>CCIO\_PIO</sub> + 0.3 V.
- (51) Applies to LVCMOS I/O standards only. For true differential input, refer to the V<sub>ICM(min)</sub>, V<sub>ICM(max)</sub>, and V<sub>ID(max)</sub> specifications.

| Symbol                 | Description                    | Condition                                                                               | Minimum <sup>(42)</sup> | Typical | Maximum <sup>(42)</sup> | Unit |
|------------------------|--------------------------------|-----------------------------------------------------------------------------------------|-------------------------|---------|-------------------------|------|
|                        |                                | $V_{CCIO\_PIO} = 1.2\text{ V}^{(51)}$<br>(50)                                           | -0.3000                 | —       | $V_{CCIO\_PIO} + 0.25$  | V    |
|                        |                                | $V_{CCIO\_PIO} = 1.3\text{ V}^{(51)}$<br>(50)                                           | -0.3000                 | —       | $V_{CCIO\_PIO} + 0.25$  | V    |
|                        |                                | $V_{CCIO\_SDM} = 1.8\text{ V}$                                                          | -0.3000                 | —       | $V_{CCIO\_SDM} + 0.3$   | V    |
|                        |                                | $V_{CCIO\_HPS} = 1.8\text{ V}$                                                          | -0.3000                 | —       | $V_{CCIO\_HPS} + 0.3$   | V    |
|                        |                                | $V_{CCIO\_HVIO} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V}$                             | -0.3000                 | —       | $V_{CCIO\_HVIO} + 0.3$  | V    |
| $V_O$                  | Output voltage                 | $V_{CCIO\_PIO} = 1.0\text{ V}, 1.05\text{ V}, 1.1\text{ V}, 1.2\text{ V}, 1.3\text{ V}$ | 0                       | —       | $V_{CCIO\_PIO}$         | V    |
|                        |                                | $V_{CCIO\_SDM} = 1.8\text{ V}$                                                          | 0                       | —       | $V_{CCIO\_SDM}$         | V    |
|                        |                                | $V_{CCIO\_HPS} = 1.8\text{ V}$                                                          | 0                       | —       | $V_{CCIO\_HPS}$         | V    |
|                        |                                | $V_{CCIO\_HVIO} = 1.8\text{ V}, 2.5\text{ V}, 3.3\text{ V}$                             | 0                       | —       | $V_{CCIO\_HVIO}$        | V    |
| $T_J$                  | Operating junction temperature | Extended                                                                                | 0                       | —       | 100 <sup>(52)</sup>     | °C   |
|                        |                                | Industrial                                                                              | -40                     | —       | 100 <sup>(52)</sup>     | °C   |
| $t_{RAMP}^{(53) (54)}$ | Power supply ramp time         | Standard POR                                                                            | 200 $\mu\text{s}$       | —       | 100 ms                  | —    |

<sup>(42)</sup> This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

<sup>(52)</sup> When using the device at  $T_J = 100^\circ\text{C}$ , the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.

<sup>(53)</sup>  $t_{RAMP}$  is the ramp time of each individual power supply, not the ramp time of all combined power supplies. The ramp time applies to both the ramp-up and ramp-down of the power rails.

<sup>(54)</sup> To support AS fast mode, all power supplies to the device must be fully ramped-up within 10 ms to the recommended operating conditions.

## Related Information

I/O Standard Specifications on page 44

## GTS Transceiver Power Supply Operating Conditions

**Table 14. D-Series FPGAs GTS Transceiver Power Supply Operating Conditions**

For specification status, see the *Data Sheet Status* table

| Symbol                                                          | Description                                                                                        | Typical DC Level (V) | Recommended VR Accuracy (% of Typical DC Level) | Recommended VR Ripple (% of Typical DC Level) | Recommended AC Transient (% of Typical DC Level) | Maximum (VR Accuracy + Ripple + AC Transient) (% of Typical DC Level) <sup>(55)</sup> | Unit |
|-----------------------------------------------------------------|----------------------------------------------------------------------------------------------------|----------------------|-------------------------------------------------|-----------------------------------------------|--------------------------------------------------|---------------------------------------------------------------------------------------|------|
| V <sub>CC_HSSI</sub> [L1, R4]                                   | Transceiver, system PLL, and hard IP digital power supply                                          | 0.8                  | ±0.5                                            | ±2.5                                          |                                                  | ±3                                                                                    | V    |
| V <sub>CCEHT_GTS</sub> [L1, R4]<br>[A, B, C, D] <sup>(56)</sup> | Transceiver PMA, transceiver PLL, and transceiver reference clock high voltage analog power supply | 1.8                  | ±0.5                                            | ±2.0                                          |                                                  | ±2.5                                                                                  | V    |
| V <sub>CCERT_GTS</sub> [L1, R4]<br>[A, B, C, D]                 | Transceiver PMA and transceiver reference clock low voltage analog power supply                    | 1                    | ±0.5                                            | ±2.0                                          |                                                  | ±2.5                                                                                  | V    |

<sup>(55)</sup> For scope measurement, 20 MHz bandwidth is sufficient. During measurement, put the ground pin as close to the power rail pin as possible.

<sup>(56)</sup> HF noise requires AC 30 mVpp above 1 MHz.

**Table 15. E-Series FPGAs GTS Transceiver Power Supply Operating Conditions**

For specification status, see the *Data Sheet Status* table

| Symbol                                                       | Description                                                                                        | Speed Grade             | Typical DC Level (V) | Recommended VR Accuracy (% of Typical DC Level) | Recommended VR Ripple (% of Typical DC level) | Recommended AC Transient (% of Typical DC level) | Maximum (VR Accuracy + Ripple + AC Transient) (% of Typical DC Level) <sup>(57)</sup> | Unit |
|--------------------------------------------------------------|----------------------------------------------------------------------------------------------------|-------------------------|----------------------|-------------------------------------------------|-----------------------------------------------|--------------------------------------------------|---------------------------------------------------------------------------------------|------|
| V <sub>CC_HSSL</sub> [L1, R4]                                | Transceiver, system PLL, and hard IP digital power supply                                          | -6S, -6X                | 0.75                 | ±0.5                                            | ±2.5                                          |                                                  | ±3                                                                                    | V    |
|                                                              |                                                                                                    | -5S                     | 0.78                 | ±0.5                                            | ±2.5                                          |                                                  | ±3                                                                                    | V    |
|                                                              |                                                                                                    | -1V, -2V, -2E, -3V, -4S | 0.8                  | ±0.5                                            | ±2.5                                          |                                                  | ±3                                                                                    | V    |
| V <sub>CCEHT_GTS</sub> [L1, R4]<br>[A, B, C] <sup>(58)</sup> | Transceiver PMA, transceiver PLL, and transceiver reference clock high voltage analog power supply | —                       | 1.8                  | ±0.5                                            | ±2.0                                          |                                                  | ±2.5                                                                                  | V    |
| V <sub>CCERT_GTS</sub> [L1, R4]<br>[A, B, C]                 | Transceiver PMA and transceiver reference clock low voltage analog power supply                    | —                       | 1                    | ±0.5                                            | ±2.0                                          |                                                  | ±2.5                                                                                  | V    |

<sup>(57)</sup> For scope measurement, 20 MHz bandwidth is sufficient. During measurement, put the ground pin as close to the power rail pin as possible.

<sup>(58)</sup> HF noise requires AC 30 mVpp above 1 MHz.



## HPS Power Supply Operating Conditions

**Table 16. D-Series FPGAs HPS Power Supply Operating Conditions**

This table lists the steady-state voltage and current values expected for system-on-a-chip (SoC) devices with Arm\*-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions* table for the steady-state voltage values expected from the FPGA portion of the SoC devices.

For specification status, see the *Data Sheet Status* table

| Symbol                           | Description                                                               | Condition                               | Minimum        | Typical     | Maximum        | Unit |
|----------------------------------|---------------------------------------------------------------------------|-----------------------------------------|----------------|-------------|----------------|------|
| V <sub>CCL_HPS</sub>             | HPS DSU voltage and periphery circuitry power supply                      | SmartVID: -1V, -2V, -3V <sup>(59)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
| V <sub>CCL_HPS_CORE0_CORE1</sub> | HPS Cortex*-A55 core 0 and core 1 power rail                              | SmartVID: -1V, -2V, -3V <sup>(59)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
| V <sub>CCL_HPS_CORE2</sub>       | HPS Cortex*-A76 core 2 power rail                                         | SmartVID: -1V, -2V, -3V <sup>(59)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
| V <sub>CCL_HPS_CORE3</sub>       | HPS Cortex*-A76 core 3 power rail                                         | SmartVID: -1V, -2V, -3V <sup>(59)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
| V <sub>CCPLLDIG1_HPS</sub>       | HPS PLL1 digital power supply (can be connected to V <sub>CCL_HPS</sub> ) | SmartVID: -1V, -2V, -3V <sup>(59)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
| V <sub>CCPLLDIG2_HPS</sub>       | HPS PLL2 digital power supply (can be connected to V <sub>CCL_HPS</sub> ) | SmartVID: -1V, -2V, -3V <sup>(59)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
| V <sub>CCPLL1_HPS</sub>          | HPS PLL1 analog power supply                                              | 1.8 V                                   | 1.71           | 1.8         | 1.89           | V    |
| V <sub>CCPLL2_HPS</sub>          | HPS PLL2 analog power supply                                              | 1.8 V                                   | 1.71           | 1.8         | 1.89           | V    |
| V <sub>CCIO_HPS</sub>            | HPS I/O buffers power supply                                              | 1.8 V                                   | 1.71           | 1.8         | 1.89           | V    |

<sup>(59)</sup> The use of Power Management Bus (PMBus) voltage regulator dedicated to the SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.

**Table 17. E-Series FPGAs HPS Power Supply Operating Conditions**

This table lists the steady-state voltage and current values expected for system-on-a-chip (SoC) devices with Arm-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions* table for the steady-state voltage values expected from the FPGA portion of the SoC devices.

For specification status, see the *Data Sheet Status* table

| Symbol                           | Description                                          | Condition                                    | Minimum        | Typical     | Maximum        | Unit |
|----------------------------------|------------------------------------------------------|----------------------------------------------|----------------|-------------|----------------|------|
| V <sub>CCL_HPS</sub>             | HPS DSU voltage and periphery circuitry power supply | SmartVID: -1V, -2V, -2E, -3V <sup>(60)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -4S                           | (Typical) - 3% | 0.8         | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -5S                           | (Typical) - 3% | 0.78        | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -6S, -6X                      | (Typical) - 3% | 0.75        | (Typical) + 3% | V    |
| V <sub>CCL_HPS_CORE0_CORE1</sub> | HPS Cortex*-A55 core 0 and core 1 power rail         | SmartVID: -1V, -2V, -2E, -3V <sup>(60)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -4S                           | (Typical) - 3% | 0.8         | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -5S                           | (Typical) - 3% | 0.78        | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -6S, -6X                      | (Typical) - 3% | 0.75        | (Typical) + 3% | V    |
| V <sub>CCL_HPS_CORE2</sub>       | HPS Cortex*-A76 core 2 power rail                    | SmartVID: -1V, -2V, -2E, -3V <sup>(60)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -4S                           | (Typical) - 3% | 0.8         | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -5S                           | (Typical) - 3% | 0.78        | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -6S, -6X                      | (Typical) - 3% | 0.75        | (Typical) + 3% | V    |
| V <sub>CCL_HPS_CORE3</sub>       | HPS Cortex*-A76 core 3 power rail                    | SmartVID: -1V, -2V, -2E, -3V <sup>(60)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
|                                  |                                                      | Fixed voltage: -4S                           | (Typical) - 3% | 0.8         | (Typical) + 3% | V    |
| continued...                     |                                                      |                                              |                |             |                |      |

<sup>(60)</sup> The use of Power Management Bus (PMBus) voltage regulator dedicated to SmartVID devices is mandatory. The PMBus voltage regulator and SmartVID devices are connected via PMBus.

| Symbol                     | Description                                                               | Condition                                    | Minimum        | Typical     | Maximum        | Unit |
|----------------------------|---------------------------------------------------------------------------|----------------------------------------------|----------------|-------------|----------------|------|
| V <sub>CCPLLDIG1_HPS</sub> | HPS PLL1 digital power supply (can be connected to V <sub>CCL_HPS</sub> ) | Fixed voltage: -5S                           | (Typical) - 3% | 0.78        | (Typical) + 3% | V    |
|                            |                                                                           | Fixed voltage: -6S, -6X                      | (Typical) - 3% | 0.75        | (Typical) + 3% | V    |
|                            |                                                                           | SmartVID: -1V, -2V, -2E, -3V <sup>(60)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
|                            |                                                                           | Fixed voltage: -4S                           | (Typical) - 3% | 0.8         | (Typical) + 3% | V    |
|                            |                                                                           | Fixed voltage: -5S                           | (Typical) - 3% | 0.78        | (Typical) + 3% | V    |
|                            |                                                                           | Fixed voltage: -6S, -6X                      | (Typical) - 3% | 0.75        | (Typical) + 3% | V    |
| V <sub>CCPLLDIG2_HPS</sub> | HPS PLL2 digital power supply (can be connected to V <sub>CCL_HPS</sub> ) | SmartVID: -1V, -2V, -2E, -3V <sup>(60)</sup> | (Typical) - 3% | 0.70 - 0.90 | (Typical) + 3% | V    |
|                            |                                                                           | Fixed voltage: -4S                           | (Typical) - 3% | 0.8         | (Typical) + 3% | V    |
|                            |                                                                           | Fixed voltage: -5S                           | (Typical) - 3% | 0.78        | (Typical) + 3% | V    |
|                            |                                                                           | Fixed voltage: -6S, -6X                      | (Typical) - 3% | 0.75        | (Typical) + 3% | V    |
| V <sub>CCPLL1_HPS</sub>    | HPS PLL1 analog power supply                                              | 1.8 V                                        | 1.71           | 1.8         | 1.89           | V    |
| V <sub>CCPLL2_HPS</sub>    | HPS PLL2 analog power supply                                              | 1.8 V                                        | 1.71           | 1.8         | 1.89           | V    |
| V <sub>CCIO_HPS</sub>      | HPS I/O buffers power supply                                              | 1.8 V                                        | 1.71           | 1.8         | 1.89           | V    |

#### Related Information

- [Recommended Operating Conditions](#) on page 21  
Provides the steady-state voltage values for the FPGA portion of the device.
- [HPS Clock Performance](#) on page 105

## DC Characteristics

### Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Intel FPGA Power and Thermal Calculator (PTC) and the Intel Quartus® Prime Power Analyzer feature.

Use the PTC before you start your design to estimate the supply current for your design. The PTC provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

### HSIO DC Characteristics

#### HSIO I/O Pin Leakage Current

**Table 18. HSIO I/O Pin Leakage Current**

For specification status, see the *Data Sheet Status* table

| Symbol   | Description        | Condition                                   | Min  | Max | Unit          |
|----------|--------------------|---------------------------------------------|------|-----|---------------|
| $I_I$    | Input pin          | $V_I = 0 \text{ V to } V_{CCIO\_PIO (MAX)}$ | -360 | 360 | $\mu\text{A}$ |
| $I_{OZ}$ | Tri-stated I/O pin | $V_O = 0 \text{ V to } V_{CCIO\_PIO (MAX)}$ | -360 | 360 | $\mu\text{A}$ |

### HSIO OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

**Table 19. HSIO OCT Calibration Accuracy Specifications**

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

These specifications require RZQ reference accuracy of  $240\ \Omega \pm 1\%$ .

For specification status, see the *Data Sheet Status* table

| Symbol                                                               | Description                                                                                             | Condition (V)                                      | Calibration Accuracy | Unit |
|----------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|----------------------------------------------------|----------------------|------|
| 34- $\Omega$ and 40- $\Omega$ $R_S$ <sup>(61)</sup>                  | Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)                    | SSTL-12, HSTL-12, HSUL-12, and POD12 I/O standards | 20                   | %    |
|                                                                      |                                                                                                         | POD11 and LVSTL11 I/O standards                    | 20                   | %    |
|                                                                      |                                                                                                         | LVSTL105 I/O standard                              | 20                   | %    |
| 40- $\Omega$ $R_S$ <sup>(61)</sup>                                   | Internal series termination with calibration (40- $\Omega$ setting)                                     | LVSTL700 I/O standard                              | 20                   | %    |
| 45- $\Omega$ $R_S$                                                   | Internal series termination with calibration (45- $\Omega$ setting)                                     | DPHY I/O standard                                  | -20 to +25           | %    |
| 50- $\Omega$ and 60- $\Omega$ $R_T$ <sup>(61)</sup>                  | Internal parallel termination with calibration (50- $\Omega$ and 60- $\Omega$ setting)                  | SSTL-12 and HSTL-12 I/O standards                  | 20                   | %    |
| 40- $\Omega$ , 50- $\Omega$ , and 60- $\Omega$ $R_T$ <sup>(61)</sup> | Internal parallel termination with calibration (40- $\Omega$ , 50- $\Omega$ , and 60- $\Omega$ setting) | POD11 and POD12 I/O standards                      | 20                   | %    |
|                                                                      |                                                                                                         | LVSTL11, LVSTL105, and LVSTL700 I/O standards      | 20                   | %    |
| 100- $\Omega$ $R_D$                                                  | Internal differential termination with calibration (100- $\Omega$ setting)                              | DPHY I/O standard                                  | -20 to +25           | %    |

<sup>(61)</sup> This specification applies to both single-ended and pseudo-differential I/O buffers.

## HSIO OCT Without Calibration Resistance Tolerance Specifications

**Table 20. HSIO OCT Without Calibration Resistance Tolerance Specifications**

This table lists the GPIO OCT without calibration resistance tolerance to PVT changes.

For specification status, see the *Data Sheet Status* table

| Symbol                                       | Description                                                             | Condition (V)                                                            | Calibration Accuracy | Unit |
|----------------------------------------------|-------------------------------------------------------------------------|--------------------------------------------------------------------------|----------------------|------|
| 34-Ω and 40-Ω R <sub>S</sub>                 | Internal series termination without calibration (34-Ω and 40-Ω setting) | 1.3 V LVCMOS I/O standard                                                | 30                   | %    |
| 34-Ω and 40-Ω R <sub>S</sub> <sup>(62)</sup> | Internal series termination without calibration (34-Ω and 40-Ω setting) | 1.2 V LVCMOS, SSTL-12, HSTL-12, HSUL-12, and POD12 I/O standards         | 25                   | %    |
|                                              |                                                                         | 1.1 V LVCMOS, POD11, and LVSTL11 I/O standards                           | 25                   | %    |
|                                              |                                                                         | 1.05 V LVCMOS and LVSTL105 I/O standards                                 | 25                   | %    |
| 34-Ω and 40-Ω R <sub>S</sub>                 | Internal series termination without calibration (34-Ω and 40-Ω setting) | 1.0 V LVCMOS I/O standard                                                | 30                   | %    |
| 50-Ω R <sub>T</sub> <sup>(62)</sup>          | Internal parallel termination without calibration (50-Ω setting)        | SSTL-12 and HSTL-12 I/O standards                                        | 25                   | %    |
|                                              |                                                                         | POD11 and POD12 I/O standards                                            | 25                   | %    |
|                                              |                                                                         | LVSTL11 and LVSTL105 I/O standards                                       | 25                   | %    |
| 100-Ω R <sub>D</sub> <sup>(63)</sup>         | Internal differential termination (100-Ω setting)                       | True differential signaling I/O standard at V <sub>CCIO_PIO</sub> = 1.05 | 40                   | %    |
|                                              |                                                                         | True differential signaling I/O standard at V <sub>CCIO_PIO</sub> = 1.1  | 40                   | %    |
| continued...                                 |                                                                         |                                                                          |                      |      |

<sup>(62)</sup> This specification applies to both single-ended and pseudo-differential I/O buffers.

<sup>(63)</sup> This specification applies to  $V_{ICM(DC)} \leq 1.3V$ . For  $V_{ICM(DC)} > 1.3V$ , a specification range of -60% to +40% applies.

| Symbol              | Description                                               | Condition (V)                                                     | Calibration Accuracy | Unit |
|---------------------|-----------------------------------------------------------|-------------------------------------------------------------------|----------------------|------|
|                     |                                                           | True differential signaling I/O standard at $V_{CCIO\_PIO} = 1.2$ | 40                   | %    |
|                     |                                                           | True differential signaling I/O standard at $V_{CCIO\_PIO} = 1.3$ | 40                   | %    |
| 100- $\Omega$ $R_D$ | Internal differential termination (100- $\Omega$ setting) | SLVS400 I/O standard                                              | 30                   | %    |

## HSIO Pin Capacitance

**Table 21. HSIO Pin Capacitance**

For specification status, see the *Data Sheet Status* table

| Symbol   | Description                          | Maximum             | Unit |
|----------|--------------------------------------|---------------------|------|
| $C_{IO}$ | Input/output capacitance of I/O pins | 2.6 <sup>(64)</sup> | pF   |

## HSIO Internal Weak Pull-Up Resistor

All I/O pins in GPIO bank have an option to enable weak pull-up when using 1.0 V, 1.05 V, 1.1 V, 1.2 V, and 1.3 V LVCMOS I/O standards.

**Table 22. HSIO Internal Weak Pull-Up Resistor**

For specification status, see the *Data Sheet Status* table

| Symbol   | Description                                                                                                                                               | Condition (V)                  | Min | Typ | Max | Unit       |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----|-----|-----|------------|
| $R_{PU}$ | Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option. | $V_{CCIO\_PIO} = 1.3 \pm 3\%$  | 3   | 10  | 30  | k $\Omega$ |
|          |                                                                                                                                                           | $V_{CCIO\_PIO} = 1.2 \pm 5\%$  | 3   | 10  | 30  | k $\Omega$ |
|          |                                                                                                                                                           | $V_{CCIO\_PIO} = 1.1 \pm 5\%$  | 3   | 10  | 30  | k $\Omega$ |
|          |                                                                                                                                                           | $V_{CCIO\_PIO} = 1.05 \pm 5\%$ | 3   | 10  | 30  | k $\Omega$ |
|          |                                                                                                                                                           | $V_{CCIO\_PIO} = 1.0 \pm 5\%$  | 3   | 10  | 30  | k $\Omega$ |

<sup>(64)</sup> This value refers to die-level pin capacitance without the device package.

## HVIO DC Characteristics

### HVIO I/O Pin Leakage Current

**Table 23. HVIO I/O Pin Leakage Current**

For specification status, see the *Data Sheet Status* table

| Symbol   | Description        | Condition                                        | Min | Max | Unit          |
|----------|--------------------|--------------------------------------------------|-----|-----|---------------|
| $I_I$    | Input pin          | $V_I = 0\text{ V to }V_{CCIO\_HVIO}(\text{MAX})$ | -10 | 10  | $\mu\text{A}$ |
| $I_{OZ}$ | Tri-stated I/O pin | $V_O = 0\text{ V to }V_{CCIO\_HVIO}(\text{MAX})$ | -10 | 10  | $\mu\text{A}$ |

### HVIO Pin Capacitance

**Table 24. HVIO Pin Capacitance**

For specification status, see the *Data Sheet Status* table

| Symbol   | Description                          | Maximum           | Unit |
|----------|--------------------------------------|-------------------|------|
| $C_{IO}$ | Input/output capacitance of I/O pins | 4 <sup>(65)</sup> | pF   |

### HVIO Internal Weak Pull-Up and Pull-Down Resistor

Only input and bidirectional pins in HVIO bank have an option to enable weak pull-up and pull-down when using LVCMOS I/O standard.

**Table 25. HVIO Internal Weak Pull-Up and Pull-Down Resistor Values**

For specification status, see the *Data Sheet Status* table

| Symbol                                          | Description                                                                                                                                     | Condition (V)                            | Min | Typ | Max | Unit       |
|-------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|-----|-----|-----|------------|
| 20 k $\Omega$ $R_{PU}$ , 20 k $\Omega$ $R_{PD}$ | Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option. | $V_{CCIO\_HVIO} = 1.8, 2.5, 3.3 \pm 3\%$ | 15  | 20  | 30  | k $\Omega$ |

<sup>(65)</sup> This value refers to die-level pin capacitance without the device package.



## HVIO Hysteresis Specifications for Schmitt Trigger Input

**Table 26. HVIO Hysteresis Specifications for Schmitt Trigger Input**

This device supports built-in Schmitt trigger input that always enabled on HVIO I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

| Symbol           | Description                          | Condition                      | Min | Typ | Max | Unit |
|------------------|--------------------------------------|--------------------------------|-----|-----|-----|------|
| V <sub>HYS</sub> | Hysteresis for Schmitt trigger input | V <sub>CCIO_HVIO</sub> = 1.8 V | —   | 200 | —   | mV   |
|                  |                                      | V <sub>CCIO_HVIO</sub> = 2.5 V | —   | 250 | —   | mV   |
|                  |                                      | V <sub>CCIO_HVIO</sub> = 3.3 V | —   | 250 | —   | mV   |

## HPS I/O DC Characteristics

### HPS I/O Pin Leakage Current

**Table 27. HPS I/O Pin Leakage Current**

For specification status, see the *Data Sheet Status* table

| Symbol         | Description        | Condition                                           | Min | Max | Unit |
|----------------|--------------------|-----------------------------------------------------|-----|-----|------|
| I <sub>I</sub> | Input pin          | V <sub>I</sub> = 0 V to V <sub>CCIO_HPS</sub> (MAX) | –15 | 15  | μA   |
|                | Tri-stated I/O pin | V <sub>O</sub> = 0 V to V <sub>CCIO_HPS</sub> (MAX) | –15 | 15  | μA   |

## HPS I/O Pin Capacitance

**Table 28. HPS I/O Pin Capacitance**

For specification status, see the *Data Sheet Status* table

| Symbol          | Description                          | Maximum           | Unit |
|-----------------|--------------------------------------|-------------------|------|
| C <sub>IO</sub> | Input/output capacitance of I/O pins | 5 <sup>(66)</sup> | pF   |

<sup>(66)</sup> This value refers to die-level pin capacitance without the device package.

## HPS I/O Internal Weak Pull-Up Resistor

The I/O pins in HPS bank are supported with weak pull-up and weak pull-down options.

**Table 29. HPS Internal Weak Pull-Up Resistor**

For specification status, see the *Data Sheet Status* table

| Symbol                                                        | Description                                                                                                                                     | Condition (V)                        | Min  | Typ | Max  | Unit       |
|---------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|------|-----|------|------------|
| 20 k $\Omega$ R <sub>PU</sub> , 20 k $\Omega$ R <sub>PD</sub> | Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option. | V <sub>CCIO_HPS</sub> = 1.8 $\pm$ 5% | 10   | 20  | 26   | k $\Omega$ |
| 50 k $\Omega$ R <sub>PU</sub> , 50 k $\Omega$ R <sub>PD</sub> | Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option. | V <sub>CCIO_HPS</sub> = 1.8 $\pm$ 5% | 37.5 | 50  | 62.5 | k $\Omega$ |
| 80 k $\Omega$ R <sub>PU</sub> , 80 k $\Omega$ R <sub>PD</sub> | Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option. | V <sub>CCIO_HPS</sub> = 1.8 $\pm$ 5% | 60   | 80  | 100  | k $\Omega$ |

## HPS I/O Hysteresis Specifications for Schmitt Trigger Input

**Table 30. HPS I/O Hysteresis Specifications for Schmitt Trigger Input**

This device supports Schmitt trigger input on HPS I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

| Symbol           | Description                          | Condition                     | Min | Typ | Max | Unit |
|------------------|--------------------------------------|-------------------------------|-----|-----|-----|------|
| V <sub>HYS</sub> | Hysteresis for Schmitt trigger input | V <sub>CCIO_HPS</sub> = 1.8 V | 180 | –   | –   | mV   |

## SDM I/O DC Characteristics

### SDM I/O Pin Leakage Current

**Table 31. SDM I/O Pin Leakage Current**

For specification status, see the *Data Sheet Status* table

| Symbol         | Description        | Condition                                           | Min | Max | Unit |
|----------------|--------------------|-----------------------------------------------------|-----|-----|------|
| I <sub>I</sub> | Input pin          | V <sub>I</sub> = 0 V to V <sub>CCIO_SDM</sub> (MAX) | –15 | 15  | μA   |
|                | Tri-stated I/O pin | V <sub>O</sub> = 0 V to V <sub>CCIO_SDM</sub> (MAX) | –15 | 15  | μA   |

### SDM I/O Pin Capacitance

**Table 32. SDM I/O Pin Capacitance**

For specification status, see the *Data Sheet Status* table

| Symbol          | Description                          | Maximum           | Unit |
|-----------------|--------------------------------------|-------------------|------|
| C <sub>IO</sub> | Input/output capacitance of I/O pins | 5 <sup>(67)</sup> | pF   |

### SDM I/O Internal Weak Pull-Up Resistor

The I/O pins in SDM bank are supported with weak pull-up and weak pull-down feature. The weak pull-up and weak pull-down feature is pre-configured according to the configuration mode.

<sup>(67)</sup> This value refers to die-level pin capacitance without the device package.

**Table 33. SDM I/O Internal Weak Pull-Up Resistor**

For specification status, see the *Data Sheet Status* table

| Symbol                                        | Description                                                                                                                                     | Condition (V)                   | Min | Typ | Max | Unit |
|-----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-----|-----|-----|------|
| 20 kΩ R <sub>PU</sub> , 20 kΩ R <sub>PD</sub> | Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option. | V <sub>CCIO_SDM</sub> = 1.8 ±5% | 10  | 20  | 26  | kΩ   |

## SDM I/O Hysteresis Specifications for Schmitt Trigger Input

**Table 34. SDM I/O Hysteresis Specifications for Schmitt Trigger Input**

This device supports Schmitt trigger input on SDM I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

| Symbol           | Description                          | Condition                     | Min | Typ | Max | Unit |
|------------------|--------------------------------------|-------------------------------|-----|-----|-----|------|
| V <sub>HYS</sub> | Hysteresis for Schmitt trigger input | V <sub>CCIO_SDM</sub> = 1.8 V | 180 | –   | –   | mV   |

## I/O Standard Specifications

### HSIO I/O Standard Specifications

Tables in this section list the supported input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards.

For minimum voltage values, use the minimum V<sub>CCIO\_PIO</sub> values. For maximum voltage values, use the maximum V<sub>CCIO\_PIO</sub> values.

You must perform timing closure analysis to determine the maximum achievable frequency for general-purpose I/O standards.

### Related Information

[Recommended Operating Conditions](#) on page 21

## HSIO Single-Ended I/O Standards Specifications

**Table 35. HSIO Single-Ended I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard  | V <sub>CCIO_PIO</sub> (V) |      |        | V <sub>IL</sub> (V) |                             | V <sub>IH</sub> (V)         |                        | V <sub>OL</sub> (V) <sup>(68)</sup> | V <sub>OH</sub> (V) <sup>(68)</sup> |
|---------------|---------------------------|------|--------|---------------------|-----------------------------|-----------------------------|------------------------|-------------------------------------|-------------------------------------|
|               | Min                       | Typ  | Max    | Min                 | Max                         | Min                         | Max <sup>(69)</sup>    | Max                                 | Min                                 |
| 1.3 V LVCMOS  | 1.261                     | 1.3  | 1.339  | −0.3                | $0.35 \times V_{CCIO\_PIO}$ | $0.65 \times V_{CCIO\_PIO}$ | $V_{CCIO\_PIO} + 0.25$ | $0.25 \times V_{CCIO\_PIO}$         | $0.75 \times V_{CCIO\_PIO}$         |
| 1.2 V LVCMOS  | 1.14                      | 1.2  | 1.26   | −0.3                | $0.35 \times V_{CCIO\_PIO}$ | $0.65 \times V_{CCIO\_PIO}$ | $V_{CCIO\_PIO} + 0.25$ | $0.25 \times V_{CCIO\_PIO}$         | $0.75 \times V_{CCIO\_PIO}$         |
| 1.1 V LVCMOS  | 1.045                     | 1.1  | 1.155  | −0.3                | $0.35 \times V_{CCIO\_PIO}$ | $0.65 \times V_{CCIO\_PIO}$ | $V_{CCIO\_PIO} + 0.25$ | $0.25 \times V_{CCIO\_PIO}$         | $0.75 \times V_{CCIO\_PIO}$         |
| 1.05 V LVCMOS | 0.9975                    | 1.05 | 1.1025 | −0.3                | $0.35 \times V_{CCIO\_PIO}$ | $0.65 \times V_{CCIO\_PIO}$ | $V_{CCIO\_PIO} + 0.25$ | $0.25 \times V_{CCIO\_PIO}$         | $0.75 \times V_{CCIO\_PIO}$         |
| 1.0 V LVCMOS  | 0.95                      | 1    | 1.05   | −0.3                | $0.35 \times V_{CCIO\_PIO}$ | $0.65 \times V_{CCIO\_PIO}$ | $V_{CCIO\_PIO} + 0.25$ | $0.25 \times V_{CCIO\_PIO}$         | $0.75 \times V_{CCIO\_PIO}$         |

## HSIO Single-Ended SSTL, HSTL, HSUL, POD, and LVSTL I/O Reference Voltage Specifications

**Table 36. HSIO Single-Ended SSTL, HSTL, HSUL, POD, and LVSTL I/O Reference Voltage Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | V <sub>CCIO_PIO</sub> (V) |     |      | Internal V <sub>REF</sub> (V) |                            |                             | V <sub>TT</sub> (V)         |                            |                             |
|--------------|---------------------------|-----|------|-------------------------------|----------------------------|-----------------------------|-----------------------------|----------------------------|-----------------------------|
|              | Min                       | Typ | Max  | Min                           | Typ                        | Max                         | Min                         | Typ                        | Max                         |
| SSTL-12      | 1.14                      | 1.2 | 1.26 | $0.49 \times V_{CCIO\_PIO}$   | $0.5 \times V_{CCIO\_PIO}$ | $0.51 \times V_{CCIO\_PIO}$ | $0.45 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO}$ | $0.55 \times V_{CCIO\_PIO}$ |
| HSTL-12      | 1.14                      | 1.2 | 1.26 | $0.47 \times V_{CCIO\_PIO}$   | $0.5 \times V_{CCIO\_PIO}$ | $0.53 \times V_{CCIO\_PIO}$ | $0.45 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO}$ | $0.55 \times V_{CCIO\_PIO}$ |

*continued...*

<sup>(68)</sup> Applicable to test condition of I<sub>OH</sub> and I<sub>OL</sub> at 2 mA.

<sup>(69)</sup> For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V<sub>IH(max)</sub> for the LVCMOS input can go up to V<sub>CCIO\_PIO</sub> + 0.3 V.

| I/O Standard                                    | V <sub>CCIO_PIO</sub> (V) |      |        | Internal V <sub>REF</sub> (V) |                              |                              | V <sub>TT</sub> (V)         |                            |                             |
|-------------------------------------------------|---------------------------|------|--------|-------------------------------|------------------------------|------------------------------|-----------------------------|----------------------------|-----------------------------|
|                                                 | Min                       | Typ  | Max    | Min                           | Typ                          | Max                          | Min                         | Typ                        | Max                         |
| HSUL-12 <sup>(70)</sup>                         | 1.14                      | 1.2  | 1.26   | $0.49 \times V_{CCIO\_PIO}$   | $0.5 \times V_{CCIO\_PIO}$   | $0.51 \times V_{CCIO\_PIO}$  | $0.45 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO}$ | $0.55 \times V_{CCIO\_PIO}$ |
| POD12 (GPIO) <sup>(71)</sup> <sup>(72)</sup>    | 1.164                     | 1.2  | 1.236  | $0.69 \times V_{CCIO\_PIO}$   | $0.7 \times V_{CCIO\_PIO}$   | $0.71 \times V_{CCIO\_PIO}$  | —                           | V <sub>CCIO_PIO</sub>      | —                           |
| POD12 (PHYLITE) <sup>(71)</sup> <sup>(72)</sup> | 1.164                     | 1.2  | 1.236  | $0.74 \times V_{CCIO\_PIO}$   | $0.75 \times V_{CCIO\_PIO}$  | $0.76 \times V_{CCIO\_PIO}$  | —                           | V <sub>CCIO_PIO</sub>      | —                           |
| POD11 (GPIO) <sup>(71)</sup> <sup>(72)</sup>    | 1.067                     | 1.1  | 1.133  | $0.69 \times V_{CCIO\_PIO}$   | $0.7 \times V_{CCIO\_PIO}$   | $0.71 \times V_{CCIO\_PIO}$  | —                           | V <sub>CCIO_PIO</sub>      | —                           |
| POD11 (PHYLITE) <sup>(71)</sup> <sup>(72)</sup> | 1.067                     | 1.1  | 1.133  | $0.74 \times V_{CCIO\_PIO}$   | $0.75 \times V_{CCIO\_PIO}$  | $0.76 \times V_{CCIO\_PIO}$  | —                           | V <sub>CCIO_PIO</sub>      | —                           |
| LVSTL11 <sup>(71)</sup>                         | 1.067                     | 1.1  | 1.133  | $0.24 \times V_{CCIO\_PIO}$   | $0.25 \times V_{CCIO\_PIO}$  | $0.26 \times V_{CCIO\_PIO}$  | —                           | GND                        | —                           |
| LVSTL105 <sup>(71)</sup>                        | 1.0185                    | 1.05 | 1.0815 | $0.24 \times V_{CCIO\_PIO}$   | $0.25 \times V_{CCIO\_PIO}$  | $0.26 \times V_{CCIO\_PIO}$  | —                           | GND                        | —                           |
| LVSTL700                                        | 1.0185                    | 1.05 | 1.0815 | $0.174 \times V_{CCIO\_PIO}$  | $0.184 \times V_{CCIO\_PIO}$ | $0.194 \times V_{CCIO\_PIO}$ | —                           | GND                        | —                           |

<sup>(70)</sup> Usage of on-board receiver termination is optional.

<sup>(71)</sup> Each sub-bank can only support a single voltage tolerance. The V<sub>CCIO\_PIO</sub> tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V<sub>CCIO\_PIO</sub> voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

<sup>(72)</sup> For I/O lane with mixture of GPIO and PHYLITE interfaces, the V<sub>REF</sub> specification for that I/O lane follows the PHYLITE V<sub>REF</sub> specifications.

## HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications

**Table 37. HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | $V_{IL(DC)}$ (V)  | $V_{IH(DC)}$ (V)  | $V_{IL(AC)}$ (V)  | $V_{IH(AC)}$ (V)  |
|--------------|-------------------|-------------------|-------------------|-------------------|
|              | Max               | Min               | Max               | Min               |
| SSTL-12      | $V_{REF} - 0.075$ | $V_{REF} + 0.075$ | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ |
| HSTL-12      | $V_{REF} - 0.080$ | $V_{REF} + 0.080$ | $V_{REF} - 0.150$ | $V_{REF} + 0.150$ |
| HSUL-12      | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{REF} - 0.135$ | $V_{REF} + 0.135$ |
| POD12        | $V_{REF} - 0.055$ | $V_{REF} + 0.055$ | $V_{REF} - 0.070$ | $V_{REF} + 0.070$ |
| POD11        | $V_{REF} - 0.055$ | $V_{REF} + 0.055$ | $V_{REF} - 0.070$ | $V_{REF} + 0.070$ |

**Note:** For output voltage swing calculation example, refer to the *General-Purpose I/O User Guide* for this device. Differential voltage referenced I/O standard uses two single-ended outputs with second output programmed as inverted.

**Note:** For eye height position estimation in EMIF interfaces, refer to the *PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs*. The eye mask estimation methodology defined in the *PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs* takes precedence over specifications in *HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications* table.

### Related Information

- General-Purpose I/O User Guide: Agilex™ 5 FPGAs and SoCs
- PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs  
Provides eye mask estimation for EMIF interfaces.

## HSIO Single-Ended LVSTL I/O Standards Specifications

**Table 38. HSIO Single-Ended LVSTL I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard             | V <sub>CCIO_PIO</sub> (V) |      |        | V <sub>IL(DC)</sub> (V)  | V <sub>IH(DC)</sub> (V)  | V <sub>IL(AC)</sub> (V)  | V <sub>IH(AC)</sub> (V)  |
|--------------------------|---------------------------|------|--------|--------------------------|--------------------------|--------------------------|--------------------------|
|                          | Min                       | Typ  | Max    | Max                      | Min                      | Max                      | Min                      |
| LVSTL11 <sup>(73)</sup>  | 1.067                     | 1.1  | 1.133  | V <sub>REF</sub> – 0.055 | V <sub>REF</sub> + 0.055 | V <sub>REF</sub> – 0.070 | V <sub>REF</sub> + 0.070 |
| LVSTL105 <sup>(73)</sup> | 1.0185                    | 1.05 | 1.0815 | V <sub>REF</sub> – 0.055 | V <sub>REF</sub> + 0.055 | V <sub>REF</sub> – 0.070 | V <sub>REF</sub> + 0.070 |
| LVSTL700                 | 1.0185                    | 1.05 | 1.0815 | V <sub>REF</sub> – 0.055 | V <sub>REF</sub> + 0.055 | V <sub>REF</sub> – 0.070 | V <sub>REF</sub> + 0.070 |

**Note:** For eye height position estimation in EMIF interfaces, refer to the PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs. The eye mask estimation methodology defined in the PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs takes precedence over specifications in HSIO Single-Ended LVSTL I/O Standards Specifications table.

### Related Information

PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs

- <sup>(73)</sup> Each sub-bank can only support a single voltage tolerance. The V<sub>CCIO\_PIO</sub> tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V<sub>CCIO\_PIO</sub> voltage rail with a ±3% voltage supply tolerance.
- PHYLITE mode
  - GPIO mode



## HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications

**Table 39. HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard            | V <sub>CCIO_PIO</sub> (V) |     |      | V <sub>ILdiff</sub> (DC) (V) | V <sub>IHdiff</sub> (DC) (V) | V <sub>ILdiff</sub> (AC) (V) | V <sub>IHdiff</sub> (AC) (V) | V <sub>IX</sub> (AC) (V)          |                            |                                   | V <sub>OX</sub> (AC) (V)          |                            |                                   |
|-------------------------|---------------------------|-----|------|------------------------------|------------------------------|------------------------------|------------------------------|-----------------------------------|----------------------------|-----------------------------------|-----------------------------------|----------------------------|-----------------------------------|
|                         | Min                       | Typ | Max  | Max                          | Min                          | Max                          | Min                          | Min                               | Typ                        | Max                               | Min                               | Typ                        | Max                               |
| SSTL-12 <sup>(74)</sup> | 1.14                      | 1.2 | 1.26 | -0.15                        | 0.15                         | -0.2                         | 0.2                          | $0.5 \times V_{CCIO\_PIO} - 0.12$ | $0.5 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO} + 0.12$ | $0.5 \times V_{CCIO\_PIO} - 0.12$ | $0.5 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO} + 0.12$ |
| HSTL-12 <sup>(74)</sup> | 1.14                      | 1.2 | 1.26 | -0.16                        | 0.16                         | -0.3                         | 0.3                          | $0.5 \times V_{CCIO\_PIO} - 0.12$ | $0.5 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO} + 0.12$ | $0.5 \times V_{CCIO\_PIO} - 0.12$ | $0.5 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO} + 0.12$ |
| HSUL-12 <sup>(74)</sup> | 1.14                      | 1.2 | 1.26 | -0.2                         | 0.2                          | -0.27                        | 0.27                         | $0.5 \times V_{CCIO\_PIO} - 0.12$ | $0.5 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO} + 0.12$ | $0.5 \times V_{CCIO\_PIO} - 0.12$ | $0.5 \times V_{CCIO\_PIO}$ | $0.5 \times V_{CCIO\_PIO} + 0.12$ |

## HSIO Differential POD I/O Standards Specifications

**Table 40. HSIO Differential POD I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard          | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>ILdiff</sub> (DC) (V) | V <sub>IHdiff</sub> (DC) (V) | V <sub>ILdiff</sub> (AC) (V) | V <sub>IHdiff</sub> (AC) (V) | V <sub>IX</sub> (AC) (%) <sup>(75)</sup> |
|-----------------------|---------------------------|-----|-------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------------------|
|                       | Min                       | Typ | Max   | Max                          | Min                          | Max                          | Min                          | Max                                      |
| POD12 <sup>(76)</sup> | 1.164                     | 1.2 | 1.236 | -0.11                        | 0.11                         | -0.14                        | 0.14                         | 25                                       |
| POD11 <sup>(76)</sup> | 1.067                     | 1.1 | 1.133 | -0.11                        | 0.11                         | -0.14                        | 0.14                         | 25                                       |

<sup>(74)</sup> Each sub-bank can only support a single voltage tolerance. The V<sub>CCIO\_PIO</sub> tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V<sub>CCIO\_PIO</sub> voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

<sup>(75)</sup> Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.

**Note:** For eye height position estimation in EMIF interfaces, refer to the *PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs*. The eye mask estimation methodology defined in the *PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs* takes precedence over specifications in *HSIO Differential POD I/O Standards Specifications* table.

### Related Information

[PCB Design Guidelines \(HSSI, EMIF, MIPI, True Differential, PDN\) User Guide: Agilex™ 5 FPGAs and SoCs](#)  
Provides eye mask estimation for EMIF interfaces.

## HSIO Differential LVSTL I/O Standards Specifications

**Table 41. HSIO Differential LVSTL I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard             | V <sub>CCIO_PIO</sub> (V) |      |        | V <sub>ILdiff(DC)</sub> (V) | V <sub>IHdiff(DC)</sub> (V) | V <sub>ILdiff(AC)</sub> (V) | V <sub>IHdiff(AC)</sub> (V) | V <sub>IX(AC)</sub> (%) <sup>(77)</sup> |
|--------------------------|---------------------------|------|--------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------------------|
|                          | Min                       | Typ  | Max    | Max                         | Min                         | Max                         | Min                         | Max                                     |
| LVSTL11 <sup>(78)</sup>  | 1.067                     | 1.1  | 1.133  | −0.11                       | 0.11                        | −0.14                       | 0.14                        | 25                                      |
| LVSTL105 <sup>(78)</sup> | 1.0185                    | 1.05 | 1.0815 | −0.11                       | 0.11                        | −0.14                       | 0.14                        | 25                                      |
| LVSTL700                 | 1.0185                    | 1.05 | 1.0815 | −0.11                       | 0.11                        | −0.14                       | 0.14                        | 25                                      |

<sup>(76)</sup> Each sub-bank can only support a single voltage tolerance. The V<sub>CCIO\_PIO</sub> tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V<sub>CCIO\_PIO</sub> voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

<sup>(77)</sup> Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.

<sup>(78)</sup> Each sub-bank can only support a single voltage tolerance. The V<sub>CCIO\_PIO</sub> tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V<sub>CCIO\_PIO</sub> voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

**Note:** For eye height position estimation in EMIF interfaces, refer to the PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs. The eye mask estimation methodology defined in the PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs takes precedence over specifications in HSIO Differential LVSTL I/O Standards Specifications table.

### Related Information

PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs

## HSIO Differential I/O Standards Specifications

**Table 42. HSIO Differential I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard                                                                                                                     | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |     | V <sub>ICM(DC)</sub> (V) |     |                      | V <sub>OD</sub> (mV) <sup>(79)</sup> <sup>(80)</sup> |     |     | V <sub>OCM</sub> (V) <sup>(79)</sup> |     |     |
|----------------------------------------------------------------------------------------------------------------------------------|---------------------------|-----|-------|----------------------|-----|--------------------------|-----|----------------------|------------------------------------------------------|-----|-----|--------------------------------------|-----|-----|
|                                                                                                                                  | Min                       | Typ | Max   | Min                  | Max | Min                      | Typ | Max                  | Min                                                  | Typ | Max | Min                                  | Typ | Max |
| True Differential Signaling -1.3 V (LVDS compatible Transmitter and Receiver)<br><sup>(81)</sup> <sup>(82)</sup> <sup>(83)</sup> | 1.261                     | 1.3 | 1.339 | 100                  | 500 | 0.5                      | —   | 1.40 <sup>(84)</sup> | 247                                                  | —   | 454 | 0.9                                  | 1   | 1.1 |
| True Differential Signaling                                                                                                      | 1.14                      | 1.2 | 1.26  | 100                  | 454 | 0.8                      | —   | 0.95                 | —                                                    | —   | —   | —                                    | —   | —   |

*continued...*

<sup>(79)</sup> R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.

<sup>(80)</sup> The specification is only applicable to default V<sub>OD</sub> and pre-emphasis setting.

<sup>(81)</sup> The True Differential Signaling input buffer is supported on 1.05 V, 1.1 V, 1.2 V, and 1.3 V V<sub>CCIO\_PIO</sub> banks. The maximum input voltage driven into the True Differential Signaling input buffer must not exceed V<sub>ICM(max)</sub> + V<sub>ID(max)</sub>/2.

| I/O Standard                                                        | V <sub>CCIO_PIO</sub> (V) |      |        | V <sub>ID</sub> (mV) |     | V <sub>ICM(DC)</sub> (V) |     |      | V <sub>OD</sub> (mV) <sup>(79)</sup> (80) |     |     | V <sub>OCM</sub> (V) <sup>(79)</sup> |     |     |
|---------------------------------------------------------------------|---------------------------|------|--------|----------------------|-----|--------------------------|-----|------|-------------------------------------------|-----|-----|--------------------------------------|-----|-----|
|                                                                     | Min                       | Typ  | Max    | Min                  | Max | Min                      | Typ | Max  | Min                                       | Typ | Max | Min                                  | Typ | Max |
| -1.2 V (Receiver only) <sup>(81)</sup>                              |                           |      |        |                      |     |                          |     |      |                                           |     |     |                                      |     |     |
| True Differential Signaling -1.1 V (Receiver only) <sup>(81)</sup>  | 1.045                     | 1.1  | 1.155  | 100                  | 454 | 0.8                      | —   | 0.95 | —                                         | —   | —   | —                                    | —   | —   |
| True Differential Signaling -1.05 V (Receiver only) <sup>(81)</sup> | 0.9975                    | 1.05 | 1.1025 | 100                  | 454 | 0.8                      | —   | 0.95 | —                                         | —   | —   | —                                    | —   | —   |
| SLVS400                                                             | 1.164                     | 1.2  | 1.236  | 70                   | —   | 0.07                     | 0.2 | 0.33 | —                                         | —   | —   | —                                    | —   | —   |
|                                                                     | 1.067                     | 1.1  | 1.133  |                      |     |                          |     |      | —                                         | —   | —   | —                                    | —   | —   |

<sup>(79)</sup> R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.

<sup>(80)</sup> The specification is only applicable to default V<sub>OD</sub> and pre-emphasis setting.

<sup>(82)</sup> True Differential Signaling - 1.3 V standard is compatible with LVDS and capable to interface with LVDS subsets such as:

- RSDS
- Mini-LVDS
- Any I/O standards using equivalent electrical specifications

<sup>(83)</sup> For further information on True Differential Signaling - 1.3 V feature support and guidelines on interfacing True Differential Signaling -1.3V standard with LVDS and it's subset compliant standards, refer to the related information.

<sup>(84)</sup> The V<sub>ICM(DC)</sub> voltage must not exceed 1.2 V when on-chip differential termination (R<sub>D</sub> OCT) is disabled with the use of external on-board termination.

### Related Information

- General-Purpose I/O User Guide: Agilex™ 5 FPGAs and SoCs
- LVDS SERDES User Guide: Agilex™ 5 FPGAs and SoCs
- AN 555: True Differential Signaling Termination and Biasing for Agilex™ 7 M-Series, Agilex™ 5, and Agilex™ 3 FPGAs

### MIPI D-PHY I/O Standards Specifications

**Table 43. D-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | Note                                                                                | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>IL</sub> (V) |      | V <sub>IH</sub> (V) |     | V <sub>OH</sub> (V)  |                     |                     | V <sub>OL</sub> (V) |     |      |
|--------------|-------------------------------------------------------------------------------------|---------------------------|-----|-------|---------------------|------|---------------------|-----|----------------------|---------------------|---------------------|---------------------|-----|------|
|              |                                                                                     | Min                       | Typ | Max   | Min                 | Max  | Min                 | Max | Min                  | Typ                 | Max                 | Min                 | Typ | Max  |
| DPHY         | Applicable for low power when the supported High Speed data rate 150Mbps to 3.5Gbps | 1.164                     | 1.2 | 1.236 | —                   | 0.55 | 0.74                | —   | 1.1                  | 1.2                 | 1.3                 | -0.05               | —   | 0.05 |
|              | Applicable for low power when the supported High Speed data rate 150Mbps to 3.5Gbps | 1.067                     | 1.1 | 1.133 |                     |      |                     |     | 0.95 <sup>(85)</sup> | 1.1 <sup>(85)</sup> | 1.2 <sup>(85)</sup> |                     |     |      |

<sup>(85)</sup> Receivers compliant to D-PHY v2.1 and later supports a V<sub>IH</sub> compatible with V<sub>OH</sub> level regardless of the supported High-Speed data rate.

**Table 44. D-Series FPGAs MIPI D-PHY High-Speed I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | Condition                        | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>ID</sub> (V) |     | V <sub>ICM(DC)</sub> (V) |     |      | V <sub>OD(DC)</sub> (V) |     |      | V <sub>OCM</sub> (V) |     |      | V <sub>ILHS</sub> (V) | V <sub>IHHS</sub> (V) |
|--------------|----------------------------------|---------------------------|-----|-------|---------------------|-----|--------------------------|-----|------|-------------------------|-----|------|----------------------|-----|------|-----------------------|-----------------------|
|              |                                  | Min                       | Typ | Max   | Min                 | Max | Min                      | Typ | Max  | Min                     | Typ | Max  | Min                  | Typ | Max  | Min                   | Max                   |
| DPHY         | Data rate ≤ 1.5 Gbps             | 1.164                     | 1.2 | 1.236 | 0.07                | —   | 0.07                     | —   | 0.33 | 0.14                    | 0.2 | 0.27 | 0.15                 | 0.2 | 0.25 | -0.04                 | 0.46                  |
|              | Data rate > 1.5 Gbps to 3.5 Gbps |                           |     |       | 0.04                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |
|              | Data rate ≤ 1.5 Gbps             |                           |     |       | 0.07                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |
|              | Data rate > 1.5 Gbps to 3.5 Gbps |                           |     |       | 0.04                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |

**Table 45. E-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | Device Group | Note                                             | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>IL</sub> (V) |      | V <sub>IH</sub> (V) |     | V <sub>OH</sub> (V) |     |     | V <sub>OL</sub> (V) |     |      |
|--------------|--------------|--------------------------------------------------|---------------------------|-----|-------|---------------------|------|---------------------|-----|---------------------|-----|-----|---------------------|-----|------|
|              |              |                                                  | Min                       | Typ | Max   | Min                 | Max  | Min                 | Max | Min                 | Typ | Max | Min                 | Typ | Max  |
| DPHY         | A            | Applicable for low power when the supported High | 1.164                     | 1.2 | 1.236 | —                   | 0.55 | 0.74                | —   | 1.1                 | 1.2 | 1.3 | -0.05               | —   | 0.05 |
| continued... |              |                                                  |                           |     |       |                     |      |                     |     |                     |     |     |                     |     |      |

| I/O Standard | Device Group | Note                                                                                  | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>IL</sub> (V) |      | V <sub>IH</sub> (V) |     | V <sub>OH</sub> (V)  |                     |                     | V <sub>OL</sub> (V) |     |      |
|--------------|--------------|---------------------------------------------------------------------------------------|---------------------------|-----|-------|---------------------|------|---------------------|-----|----------------------|---------------------|---------------------|---------------------|-----|------|
|              |              |                                                                                       | Min                       | Typ | Max   | Min                 | Max  | Min                 | Max | Min                  | Typ                 | Max                 | Min                 | Typ | Max  |
|              |              | Speed data rate 150 Mbps to 3.5 Gbps                                                  |                           |     |       |                     |      |                     |     |                      |                     |                     |                     |     |      |
|              |              | Applicable for low power when the supported High Speed data rate 150 Mbps to 3.5 Gbps | 1.067                     | 1.1 | 1.133 |                     |      |                     |     | 0.95 <sup>(86)</sup> | 1.1 <sup>(86)</sup> | 1.2 <sup>(86)</sup> |                     |     |      |
|              | B            | Applicable for low power when the supported High Speed data rate 150 Mbps to 2.5 Gbps | 1.164                     | 1.2 | 1.236 | —                   | 0.55 | 0.74                | —   | 1.1                  | 1.2                 | 1.3                 | -0.05               | —   | 0.05 |
|              |              | Applicable for low                                                                    | 1.067                     | 1.1 | 1.133 |                     |      |                     |     | 0.95 <sup>(86)</sup> | 1.1 <sup>(86)</sup> | 1.2 <sup>(86)</sup> |                     |     |      |
| continued... |              |                                                                                       |                           |     |       |                     |      |                     |     |                      |                     |                     |                     |     |      |

<sup>(86)</sup> Receivers compliant to D-PHY v2.1 and later supports a V<sub>IH</sub> compatible with V<sub>OH</sub> level regardless of the supported High-Speed data rate.

| I/O Standard | Device Group | Note                                                               | V <sub>CCIO_PIO</sub> (V) |     |     | V <sub>IL</sub> (V) |     | V <sub>IH</sub> (V) |     | V <sub>OH</sub> (V) |     |     | V <sub>OL</sub> (V) |     |     |
|--------------|--------------|--------------------------------------------------------------------|---------------------------|-----|-----|---------------------|-----|---------------------|-----|---------------------|-----|-----|---------------------|-----|-----|
|              |              |                                                                    | Min                       | Typ | Max | Min                 | Max | Min                 | Max | Min                 | Typ | Max | Min                 | Typ | Max |
|              |              | power when the supported High Speed data rate 150 Mbps to 2.5 Gbps |                           |     |     |                     |     |                     |     |                     |     |     |                     |     |     |

**Table 46. E-Series FPGAs MIPI D-PHY High-Speed I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | Condition    |                                  | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>ID</sub> (V) |     | V <sub>ICM(DC)</sub> (V) |     |      | V <sub>OD(DC)</sub> (V) |     |      | V <sub>OCM</sub> (V) |     |      | V <sub>ILHS</sub> (V) | V <sub>IHHS</sub> (V) |
|--------------|--------------|----------------------------------|---------------------------|-----|-------|---------------------|-----|--------------------------|-----|------|-------------------------|-----|------|----------------------|-----|------|-----------------------|-----------------------|
|              | Device Group | Data Rate                        | Min                       | Typ | Max   | Min                 | Max | Min                      | Typ | Max  | Min                     | Typ | Max  | Min                  | Typ | Max  | Min                   | Max                   |
| DPHY         | A            | Data rate ≤ 1.5 Gbps             | 1.164                     | 1.2 | 1.236 | 0.07                | —   | 0.07                     | —   | 0.33 | 0.14                    | 0.2 | 0.27 | 0.15                 | 0.2 | 0.25 | -0.04                 | 0.46                  |
|              |              | Data rate > 1.5 Gbps to 3.5 Gbps |                           |     |       | 0.04                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |
|              |              | Data rate ≤ 1.5 Gbps             | 1.067                     | 1.1 | 1.133 | 0.07                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |
|              |              | Data rate > 1.5 Gbps             |                           |     |       | 0.04                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |

continued...



| I/O Standard | Condition    |                                  | V <sub>CCIO_PIO</sub> (V) |     |       | V <sub>ID</sub> (V) |     | V <sub>ICM(DC)</sub> (V) |     |      | V <sub>OD(DC)</sub> (V) |     |      | V <sub>OCM</sub> (V) |     |      | V <sub>ILHS</sub> (V) | V <sub>IHHS</sub> (V) |
|--------------|--------------|----------------------------------|---------------------------|-----|-------|---------------------|-----|--------------------------|-----|------|-------------------------|-----|------|----------------------|-----|------|-----------------------|-----------------------|
|              | Device Group | Data Rate                        | Min                       | Typ | Max   | Min                 | Max | Min                      | Typ | Max  | Min                     | Typ | Max  | Min                  | Typ | Max  | Min                   | Max                   |
|              |              | Gbps to 3.5 Gbps                 |                           |     |       |                     |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |
|              | B            | Data rate ≤ 1.5 Gbps             | 1.164                     | 1.2 | 1.236 | 0.07                | —   | 0.07                     | —   | 0.33 | 0.14                    | 0.2 | 0.27 | 0.15                 | 0.2 | 0.25 | -0.04                 | 0.46                  |
|              |              | Data rate > 1.5 Gbps to 2.5 Gbps |                           |     |       | 0.04                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |
|              |              | Data rate ≤ 1.5 Gbps             | 1.067                     | 1.1 | 1.133 | 0.07                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |
|              |              | Data rate > 1.5 Gbps to 2.5 Gbps |                           |     |       | 0.04                |     |                          |     |      |                         |     |      |                      |     |      |                       |                       |

## HVIO I/O Standard Specifications

### Related Information

[Recommended Operating Conditions](#) on page 21

## HVIO Single-Ended I/O Standards Specifications

**Table 47. HVIO Single-Ended I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard                 | V <sub>CCIO_HVIO</sub> (V) |     |       | V <sub>IL</sub> (V) |                        | V <sub>IH</sub> (V)    |                  | V <sub>OL</sub> (V) <sup>(87)</sup> | V <sub>OH</sub> (V) <sup>(87)</sup> |
|------------------------------|----------------------------|-----|-------|---------------------|------------------------|------------------------|------------------|-------------------------------------|-------------------------------------|
|                              | Min                        | Typ | Max   | Min                 | Max                    | Min                    | Max              | Max                                 | Min                                 |
| 1.8 V LVCMOS<br>1.8 V LVTTTL | 1.746                      | 1.8 | 1.854 | -0.3                | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | 0.45                                | $V_{CCIO} - 0.45$                   |
| 2.5 V LVCMOS<br>2.5 V LVTTTL | 2.425                      | 2.5 | 2.575 | -0.3                | 0.7                    | 1.7                    | $V_{CCIO} + 0.3$ | 0.4                                 | 2                                   |
| 3.3 V LVCMOS<br>3.3 V LVTTTL | 3.201                      | 3.3 | 3.399 | -0.3                | 0.8                    | 2                      | $V_{CCIO} + 0.3$ | 0.4                                 | 2.4                                 |

## HPS I/O Standard Specifications

Tables in this section list the supported input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards.

For minimum voltage values, use the minimum V<sub>CCIO\_HPS</sub> values. For maximum voltage values, use the maximum V<sub>CCIO\_HPS</sub> values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

<sup>(87)</sup> Applicable to test condition of I<sub>OH</sub> and I<sub>OL</sub> at 3 mA.

## HPS Single-Ended I/O Standards Specifications

**Table 48. HPS Single-Ended I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | V <sub>CCIO_HPS</sub> |     |      | V <sub>IL</sub> (V) |                              | V <sub>IH</sub> (V)          |                             | V <sub>OL</sub> (V) | V <sub>OH</sub> (V)         | I <sub>OL</sub> (mA) <sup>(88)</sup> | I <sub>OH</sub> (mA) <sup>(88)</sup> |
|--------------|-----------------------|-----|------|---------------------|------------------------------|------------------------------|-----------------------------|---------------------|-----------------------------|--------------------------------------|--------------------------------------|
|              | Min                   | Typ | Max  | Min                 | Max                          | Min                          | Max                         | Max                 | Min                         | Max                                  | Min                                  |
| 1.8 V LVCMOS | 1.71                  | 1.8 | 1.89 | -0.3                | 0.35 × V <sub>CCIO_HPS</sub> | 0.65 × V <sub>CCIO_HPS</sub> | V <sub>CCIO_HPS</sub> + 0.3 | 0.4                 | V <sub>CCIO_HPS</sub> - 0.4 | 8                                    | -8                                   |

## SDM I/O Standard Specifications

Tables in this section list the supported input voltage (V<sub>IH</sub> and V<sub>IL</sub>), output voltage (V<sub>OH</sub> and V<sub>OL</sub>), and current drive characteristics (I<sub>OH</sub> and I<sub>OL</sub>) for various I/O standards.

For minimum voltage values, use the minimum V<sub>CCIO\_SDM</sub> values. For maximum voltage values, use the maximum V<sub>CCIO\_SDM</sub> values.

## SDM Single-Ended I/O Standards Specifications

**Table 49. SDM Single-Ended I/O Standards Specifications**

For specification status, see the *Data Sheet Status* table

| I/O Standard | V <sub>CCIO_SDM</sub> (V) |     |      | V <sub>IL</sub> (V) |                              | V <sub>IH</sub> (V)          |                             | V <sub>OL</sub> (V) | V <sub>OH</sub> (V)         | I <sub>OL</sub> (mA) <sup>(89)</sup> | I <sub>OH</sub> (mA) <sup>(89)</sup> |
|--------------|---------------------------|-----|------|---------------------|------------------------------|------------------------------|-----------------------------|---------------------|-----------------------------|--------------------------------------|--------------------------------------|
|              | Min                       | Typ | Max  | Min                 | Max                          | Min                          | Max                         | Max                 | Min                         | Max                                  | Min                                  |
| 1.8 V LVCMOS | 1.71                      | 1.8 | 1.89 | -0.3                | 0.35 × V <sub>CCIO_SDM</sub> | 0.65 × V <sub>CCIO_SDM</sub> | V <sub>CCIO_SDM</sub> + 0.3 | 0.4                 | V <sub>CCIO_SDM</sub> - 0.4 | 8                                    | -8                                   |

<sup>(88)</sup> To meet the I<sub>OH</sub> and I<sub>OL</sub> specifications, you must set the current strength settings accordingly. For example, to meet the 1.8 V LVCMOS specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I<sub>OH</sub> and I<sub>OL</sub> specifications in the data sheet.

<sup>(89)</sup> To meet the I<sub>OH</sub> and I<sub>OL</sub> specifications, you must verify the current strength settings accordingly. For example, to meet the 1.8 V LVCMOS specification (8 mA), you should verify the current strength settings used is 8 mA. Using a lower current strength may not meet the I<sub>OH</sub> and I<sub>OL</sub> specifications in the data sheet.

## Switching Characteristics

This section provides the performance characteristics of core and periphery blocks.

### Core Performance Specifications

#### Clock Tree Specifications

**Table 50. D-Series FPGAs Clock Tree Performance Specifications**

For specification status, see the *Data Sheet Status* table

| Parameter                  | Performance |     | Unit |
|----------------------------|-------------|-----|------|
|                            | -1V, -2V    | -3V |      |
| Programmable clock routing | 1,000       | 780 | MHz  |

**Table 51. E-Series FPGAs Clock Tree Performance Specifications**

For specification status, see the *Data Sheet Status* table

| Parameter                  | Performance   |     |     |     |          | Unit |
|----------------------------|---------------|-----|-----|-----|----------|------|
|                            | -1V, -2V, -2E | -3V | -4S | -5S | -6S, -6X |      |
| Programmable clock routing | 1,000         | 780 | 850 | 710 | 554      | MHz  |

## I/O PLL Specifications

**Table 52. D-Series FPGAs I/O PLL Specifications**

For specification status, see the *Data Sheet Status* table

| Symbol         | Parameter                                                                    | Condition | Min | Typ | Max                    | Unit |
|----------------|------------------------------------------------------------------------------|-----------|-----|-----|------------------------|------|
| $f_{IN}$       | Input clock frequency source from core clock input and reference clock input | -1V       | 10  | —   | 1,100 <sup>(90)</sup>  | MHz  |
|                |                                                                              | -2V       | 10  | —   | 900 <sup>(90)</sup>    | MHz  |
|                |                                                                              | -3V       | 10  | —   | 625 <sup>(90)</sup>    | MHz  |
|                | Input clock frequency source from HSIO clock input                           | -1V       | 10  | —   | 800 <sup>(90)</sup>    | MHz  |
|                |                                                                              | -2V       | 10  | —   | 717 <sup>(90)</sup>    | MHz  |
|                |                                                                              | -3V       | 10  | —   | 625 <sup>(90)</sup>    | MHz  |
|                | Input clock frequency source from HVIO clock input                           | —         | 10  | —   | 156.25 <sup>(90)</sup> | MHz  |
| $f_{INPFD}$    | Input clock frequency to the PFD                                             | —         | 10  | —   | 325                    | MHz  |
| $f_{VCO}$      | I/O PLL VCO operating range                                                  | -1V       | 600 | —   | 3,200                  | MHz  |
|                |                                                                              | -2V       | 600 | —   | 3,200                  | MHz  |
|                |                                                                              | -3V       | 600 | —   | 2,400                  | MHz  |
| $f_{CLBW}$     | I/O PLL closed-loop bandwidth                                                | —         | 0.5 | —   | 20                     | MHz  |
| $f_{OUT}$      | Output frequency for internal clock (C counter)                              | -1V       | —   | —   | 1,100                  | MHz  |
|                |                                                                              | -2V       | —   | —   | 1,000                  | MHz  |
|                |                                                                              | -3V       | —   | —   | 780                    | MHz  |
| $f_{OUT\_EXT}$ | Output frequency for external clock output                                   | -1V       | —   | —   | 800                    | MHz  |
| continued...   |                                                                              |           |     |     |                        |      |

<sup>(90)</sup> This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is dependent on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

| Symbol                                  | Parameter                                                                                                 | Condition                                  | Min                   | Typ | Max                    | Unit |
|-----------------------------------------|-----------------------------------------------------------------------------------------------------------|--------------------------------------------|-----------------------|-----|------------------------|------|
|                                         |                                                                                                           | –2V                                        | —                     | —   | 717                    | MHz  |
|                                         |                                                                                                           | –3V                                        | —                     | —   | 625                    | MHz  |
| $t_{\text{OUTDUTY}}$                    | Duty cycle for dedicated external clock output (when set to 50%)                                          | $f_{\text{OUT\_EXT}} < 300 \text{ MHz}$    | 45                    | 50  | 55                     | %    |
|                                         |                                                                                                           | $f_{\text{OUT\_EXT}} \geq 300 \text{ MHz}$ | 40/45 <sup>(91)</sup> | 50  | 55 <sup>(91)</sup> /60 | %    |
| $t_{\text{FCOMP}}$ <sup>(92)</sup>      | External feedback clock compensation time                                                                 | —                                          | —                     | —   | 5                      | ns   |
| $f_{\text{DYCONFIGCLK}}$                | Dynamic configuration clock                                                                               | —                                          | —                     | —   | 100                    | MHz  |
| $t_{\text{LOCK}}$                       | Time required to lock from end-of-device configuration or deassertion of areset                           | —                                          | —                     | —   | 1                      | ms   |
| $t_{\text{DLOCK}}$                      | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays) | —                                          | —                     | —   | 1                      | ms   |
| $t_{\text{PLL\_PSERR}}$ <sup>(93)</sup> | Accuracy of PLL phase shift                                                                               | —                                          | —                     | —   | ±50                    | ps   |
| $t_{\text{ARESET}}$                     | Minimum pulse width on the areset signal                                                                  | —                                          | 10                    | —   | —                      | ns   |
| continued...                            |                                                                                                           |                                            |                       |     |                        |      |

<sup>(91)</sup> To achieve 5% duty cycle for  $f_{\text{OUT\_EXT}} \geq 300 \text{ MHz}$ , you only can use tx\_outclk port from the LVDS SERDES Intel FPGA IP. Refer to the *Clocking and PLL User Guide* for the detail design guidelines.

<sup>(92)</sup> Not applicable for fabric-feeding I/O PLL.

<sup>(93)</sup> PLL phase shift accuracy is 50 ps with the assumption of  $f_{\text{VCO}} = 1.6 \text{ GHz}$ .

| Symbol                                                 | Parameter                                             | Condition                                                                | Min | Typ | Max  | Unit      |
|--------------------------------------------------------|-------------------------------------------------------|--------------------------------------------------------------------------|-----|-----|------|-----------|
| t <sub>INCCJ</sub>                                     | Input clock cycle-to-cycle jitter                     | f <sub>REF</sub> < 100 MHz <sup>(94)</sup>                               | —   | —   | ±750 | ps (p-p)  |
|                                                        |                                                       | f <sub>REF</sub> ≥ 100 MHz <sup>(94)</sup>                               | —   | —   | 0.15 | UI (p-p)  |
| t <sub>REFPJ</sub>                                     | Reference phase jitter (rms) <sup>(95)</sup>          | Carrier frequency: 100 MHz with integrated bandwidth of 10 kHz to 50 MHz | —   | —   | 1.42 | ps        |
| t <sub>REFPN</sub>                                     | Reference phase noise <sup>(96)</sup> <sup>(95)</sup> | 10 Hz                                                                    | —   | —   | –90  | dBc/Hz    |
|                                                        |                                                       | 100 Hz                                                                   | —   | —   | –100 | dBc/Hz    |
|                                                        |                                                       | 1 kHz                                                                    | —   | —   | –110 | dBc/Hz    |
|                                                        |                                                       | 10 kHz                                                                   | —   | —   | –120 | dBc/Hz    |
|                                                        |                                                       | 100 kHz                                                                  | —   | —   | –130 | dBc/Hz    |
|                                                        |                                                       | 1 MHz                                                                    | —   | —   | –138 | dBc/Hz    |
|                                                        |                                                       | 10 MHz                                                                   | —   | —   | –142 | dBc/Hz    |
|                                                        |                                                       | 100 MHz                                                                  | —   | —   | –144 | dBc/Hz    |
| t <sub>OUTPJ_DC</sub> <sup>(92)</sup> <sup>(97)</sup>  | Period jitter for dedicated clock output              | f <sub>OUT</sub> < 100 MHz <sup>(94)</sup>                               | —   | —   | 17.5 | mUI (p-p) |
|                                                        |                                                       | f <sub>OUT</sub> ≥ 100 MHz <sup>(94)</sup>                               | —   | —   | 175  | ps (p-p)  |
| t <sub>OUTCCJ_DC</sub> <sup>(92)</sup> <sup>(97)</sup> | Cycle-to-cycle jitter for dedicated clock output      | f <sub>OUT</sub> < 100 MHz <sup>(94)</sup>                               | —   | —   | 17.5 | mUI (p-p) |
|                                                        |                                                       | f <sub>OUT</sub> ≥ 100 MHz <sup>(94)</sup>                               | —   | —   | 175  | ps (p-p)  |

continued...

<sup>(94)</sup> f<sub>REF</sub> is f<sub>IN</sub>/N, specification applies when N = 1.

<sup>(95)</sup> Requirement for DDR/LPDDR protocol and LVDS SERDES applications only.

<sup>(96)</sup> The phase noise numbers in this table are the maximum acceptable phase noise values measured at a carrier frequency of 100 MHz. To calculate the phase noise requirement at any other frequency, use the formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 100 MHz + (20 × log<sub>10</sub> (f/100)).

<sup>(97)</sup> This jitter specification does not include the effect of spread-spectrum clock. The magnitude of jitter deterioration is largely depend on the spread-spectrum clock profile used. Refer to the *Clocking and PLL User Guide* for the recommended spread-spectrum clock profile.

| Symbol                                                  | Parameter                                                 | Condition                                              | Min | Typ | Max  | Unit      |
|---------------------------------------------------------|-----------------------------------------------------------|--------------------------------------------------------|-----|-----|------|-----------|
| $t_{\text{OUTPJ\_IO}}$ <sup>(98)</sup> <sup>(97)</sup>  | Period jitter for clock output on the regular I/O         | $f_{\text{OUT}} < 100 \text{ MHz}$ <sup>(94)</sup>     | —   | —   | 60   | mUI (p-p) |
|                                                         |                                                           | $f_{\text{OUT}} \geq 100 \text{ MHz}$ <sup>(94)</sup>  | —   | —   | 600  | ps (p-p)  |
| $t_{\text{OUTCCJ\_IO}}$ <sup>(98)</sup> <sup>(97)</sup> | Cycle-to-cycle jitter for clock output on the regular I/O | $f_{\text{OUT}} < 100 \text{ MHz}$ <sup>(94)</sup>     | —   | —   | 60   | mUI (p-p) |
|                                                         |                                                           | $f_{\text{OUT}} \geq 100 \text{ MHz}$ <sup>(94)</sup>  | —   | —   | 600  | ps (p-p)  |
| $t_{\text{CASC\_OUTPJ\_DC}}$ <sup>(92)</sup>            | Period jitter for dedicated clock output in cascaded PLLs | $f_{\text{OUT}} < 100 \text{ MHz}$ <sup>(94)</sup>     | —   | —   | 17.5 | mUI (p-p) |
|                                                         |                                                           | $f_{\text{OUT}} \geq 100 \text{ MHz}$ <sup>(94)</sup>  | —   | —   | 175  | ps (p-p)  |
| $t_{\text{EINDUTY}}$                                    | Input clock or external feedback clock input duty cycle   | $f_{\text{IN}} \geq 600 \text{ MHz}$                   | 30  | —   | 70   | %         |
|                                                         |                                                           | $450 \text{ MHz} \leq f_{\text{IN}} < 600 \text{ MHz}$ | 35  | —   | 65   | %         |
|                                                         |                                                           | $250 \text{ MHz} \leq f_{\text{IN}} < 450 \text{ MHz}$ | 40  | —   | 60   | %         |
|                                                         |                                                           | $10 \text{ MHz} \leq f_{\text{IN}} < 250 \text{ MHz}$  | 45  | —   | 55   | %         |

**Table 53. E-Series FPGAs I/O PLL Specifications**

For specification status, see the *Data Sheet Status* table

| Symbol          | Parameter                                                                    | Condition     | Min | Typ | Max                   | Unit                |
|-----------------|------------------------------------------------------------------------------|---------------|-----|-----|-----------------------|---------------------|
| f <sub>IN</sub> | Input clock frequency source from core clock input and reference clock input | –1V, –4S      | 10  | —   | 1,100 <sup>(99)</sup> | MHz                 |
|                 |                                                                              | –2V, –2E, –5S | 10  | —   | 900 <sup>(99)</sup>   | MHz                 |
|                 |                                                                              | –3V, –6S, –6X | 10  | —   | 625 <sup>(99)</sup>   | MHz                 |
|                 |                                                                              |               |     |     |                       | <i>continued...</i> |

<sup>(98)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in the *Memory Output clock Jitter Specifications* table.

<sup>(99)</sup> This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is dependent on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



| Symbol               | Parameter                                                        | Condition                      | Min                    | Typ | Max                     | Unit |
|----------------------|------------------------------------------------------------------|--------------------------------|------------------------|-----|-------------------------|------|
|                      | Input clock frequency source from HSIO clock input               | –1V, –4S                       | 10                     | —   | 800 <sup>(99)</sup>     | MHz  |
|                      |                                                                  | –2V, –2E, –5S                  | 10                     | —   | 717 <sup>(99)</sup>     | MHz  |
|                      |                                                                  | –3V, –6S, –6X                  | 10                     | —   | 625 <sup>(99)</sup>     | MHz  |
|                      | Input clock frequency source from HVIO clock input               | —                              | 10                     | —   | 156.25 <sup>(99)</sup>  | MHz  |
| f <sub>INPFD</sub>   | Input clock frequency to the PFD                                 | —                              | 10                     | —   | 325                     | MHz  |
| f <sub>VCO</sub>     | I/O PLL VCO operating range                                      | –1V, –4S                       | 600                    | —   | 3,200                   | MHz  |
|                      |                                                                  | –2V, –2E, –5S                  | 600                    | —   | 3,200                   | MHz  |
|                      |                                                                  | –3V, –6S, –6X                  | 600                    | —   | 2,400                   | MHz  |
| f <sub>CLBW</sub>    | I/O PLL closed-loop bandwidth                                    | —                              | 0.5                    | —   | 20                      | MHz  |
| f <sub>OUT</sub>     | Output frequency for internal clock (C counter)                  | –1V,–4S                        | —                      | —   | 1,100                   | MHz  |
|                      |                                                                  | –2V, –2E, –5S                  | —                      | —   | 1,000                   | MHz  |
|                      |                                                                  | –3V, –6S, –6X                  | —                      | —   | 780                     | MHz  |
| f <sub>OUT_EXT</sub> | Output frequency for external clock output                       | –1V, –4S                       | —                      | —   | 800                     | MHz  |
|                      |                                                                  | –2V, –2E, –5S                  | —                      | —   | 717                     | MHz  |
|                      |                                                                  | –3V, –6S, –6X                  | —                      | —   | 625                     | MHz  |
| t <sub>OUTDUTY</sub> | Duty cycle for dedicated external clock output (when set to 50%) | f <sub>OUT_EXT</sub> < 300 MHz | 45                     | 50  | 55                      | %    |
|                      |                                                                  | f <sub>OUT_EXT</sub> ≥ 300 MHz | 40/45 <sup>(100)</sup> | 50  | 55 <sup>(100)</sup> /60 | %    |
| continued...         |                                                                  |                                |                        |     |                         |      |

<sup>(100)</sup> To achieve 5% duty cycle for f<sub>OUT\_EXT</sub> ≥ 300 MHz, you only can use tx\_outclk port from the LVDS SERDES Intel FPGA IP. Refer to the *Clocking and PLL User Guide* for the detail design guidelines.

| Symbol                   | Parameter                                                                                                | Condition                                                                | Min | Typ | Max  | Unit     |
|--------------------------|----------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|-----|-----|------|----------|
| $t_{FCOMP}^{(101)}$      | External feedback clock compensation time                                                                | —                                                                        | —   | —   | 5    | ns       |
| $f_{DYCONFIGCLK}$        | Dynamic configuration clock                                                                              | —                                                                        | —   | —   | 100  | MHz      |
| $t_{LOCK}$               | Time required to lock from end-of-device configuration or deassertion of areset                          | —                                                                        | —   | —   | 1    | ms       |
| $t_{DLOCK}$              | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | —                                                                        | —   | —   | 1    | ms       |
| $t_{PLL\_PSERR}^{(102)}$ | Accuracy of PLL phase shift                                                                              | —                                                                        | —   | —   | ±50  | ps       |
| $t_{ARESET}$             | Minimum pulse width on the areset signal                                                                 | —                                                                        | 10  | —   | —    | ns       |
| $t_{INCCJ}$              | Input clock cycle-to-cycle jitter                                                                        | $f_{REF} < 100 \text{ MHz}^{(103)}$                                      | —   | —   | ±750 | ps (p-p) |
|                          |                                                                                                          | $f_{REF} \geq 100 \text{ MHz}^{(103)}$                                   | —   | —   | 0.15 | UI (p-p) |
| $t_{REFPJ}$              | Reference phase jitter (rms) <sup>(104)</sup>                                                            | Carrier frequency: 100 MHz with integrated bandwidth of 10 kHz to 50 MHz | —   | —   | 1.42 | ps       |
| $t_{REFPN}$              | Reference phase noise <sup>(105)</sup> <sup>(104)</sup>                                                  | 10 Hz                                                                    | —   | —   | −90  | dBc/Hz   |
| continued...             |                                                                                                          |                                                                          |     |     |      |          |

<sup>(101)</sup> Not applicable for fabric-feeding I/O PLL.

<sup>(102)</sup> PLL phase shift accuracy is 50 ps with the assumption of  $f_{VCO} = 1.6 \text{ GHz}$ .

<sup>(103)</sup>  $f_{REF}$  is  $f_{IN}/N$ , specification applies when  $N = 1$ .

<sup>(104)</sup> Requirement for DDR/LPDDR protocol and LVDS SERDES applications only.

| Symbol                         | Parameter                                                 | Condition                              | Min | Typ | Max  | Unit      |
|--------------------------------|-----------------------------------------------------------|----------------------------------------|-----|-----|------|-----------|
|                                |                                                           | 100 Hz                                 | —   | —   | –100 | dBc/Hz    |
|                                |                                                           | 1 kHz                                  | —   | —   | –110 | dBc/Hz    |
|                                |                                                           | 10 kHz                                 | —   | —   | –120 | dBc/Hz    |
|                                |                                                           | 100 kHz                                | —   | —   | –130 | dBc/Hz    |
|                                |                                                           | 1 MHz                                  | —   | —   | –138 | dBc/Hz    |
|                                |                                                           | 10 MHz                                 | —   | —   | –142 | dBc/Hz    |
|                                |                                                           | 100 MHz                                | —   | —   | –144 | dBc/Hz    |
| $t_{OUTPJ\_DC}^{(101) (106)}$  | Period jitter for dedicated clock output                  | $f_{OUT} < 100 \text{ MHz}^{(103)}$    | —   | —   | 17.5 | mUI (p-p) |
|                                |                                                           | $f_{OUT} \geq 100 \text{ MHz}^{(103)}$ | —   | —   | 175  | ps (p-p)  |
| $t_{OUTCCJ\_DC}^{(101) (106)}$ | Cycle-to-cycle jitter for dedicated clock output          | $f_{OUT} < 100 \text{ MHz}^{(103)}$    | —   | —   | 17.5 | mUI (p-p) |
|                                |                                                           | $f_{OUT} \geq 100 \text{ MHz}^{(103)}$ | —   | —   | 175  | ps (p-p)  |
| $t_{OUTPJ\_IO}^{(107) (106)}$  | Period jitter for clock output on the regular I/O         | $f_{OUT} < 100 \text{ MHz}^{(103)}$    | —   | —   | 60   | mUI (p-p) |
|                                |                                                           | $f_{OUT} \geq 100 \text{ MHz}^{(103)}$ | —   | —   | 600  | ps (p-p)  |
| $t_{OUTCCJ\_IO}^{(107) (106)}$ | Cycle-to-cycle jitter for clock output on the regular I/O | $f_{OUT} < 100 \text{ MHz}^{(103)}$    | —   | —   | 60   | mUI (p-p) |
|                                |                                                           | $f_{OUT} \geq 100 \text{ MHz}^{(103)}$ | —   | —   | 600  | ps (p-p)  |
| continued...                   |                                                           |                                        |     |     |      |           |

- <sup>(105)</sup> The phase noise numbers in this table are the maximum acceptable phase noise values measured at a carrier frequency of 100 MHz. To calculate the phase noise requirement at any other frequency, use the formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 100 MHz + (20 × log<sub>10</sub> (f/100)).
- <sup>(106)</sup> This jitter specification does not include the effect of spread-spectrum clock. The magnitude of jitter deterioration is largely depend on the spread-spectrum clock profile used. Refer to the *Clocking and PLL User Guide* for the recommended spread-spectrum clock profile.
- <sup>(107)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in the *Memory Output clock Jitter Specifications* table.

| Symbol                                        | Parameter                                                 | Condition                                              | Min | Typ | Max  | Unit      |
|-----------------------------------------------|-----------------------------------------------------------|--------------------------------------------------------|-----|-----|------|-----------|
| $t_{\text{CASC\_OUTPJ\_DC}}$ <sup>(101)</sup> | Period jitter for dedicated clock output in cascaded PLLs | $f_{\text{OUT}} < 100 \text{ MHz}$ <sup>(103)</sup>    | —   | —   | 17.5 | mUI (p-p) |
|                                               |                                                           | $f_{\text{OUT}} \geq 100 \text{ MHz}$ <sup>(103)</sup> | —   | —   | 175  | ps (p-p)  |
| $t_{\text{EINDUTY}}$                          | Input clock or external feedback clock input duty cycle   | $f_{\text{IN}} \geq 600 \text{ MHz}$                   | 30  | —   | 70   | %         |
|                                               |                                                           | $450 \text{ MHz} \leq f_{\text{IN}} < 600 \text{ MHz}$ | 35  | —   | 65   | %         |
|                                               |                                                           | $250 \text{ MHz} \leq f_{\text{IN}} < 450 \text{ MHz}$ | 40  | —   | 60   | %         |
|                                               |                                                           | $10 \text{ MHz} \leq f_{\text{IN}} < 250 \text{ MHz}$  | 45  | —   | 55   | %         |

### Related Information

[Memory Output Clock Jitter Specifications](#) on page 92

Provides more information about the external memory interface clock output jitter specifications.

## DSP Block Specifications

**Table 54. D-Series FPGAs DSP Block Performance Specifications for Single DSP Block**

For specification status, see the *Data Sheet Status* table

| Mode                                                               | Performance |     |     | Unit |
|--------------------------------------------------------------------|-------------|-----|-----|------|
|                                                                    | –1V         | –2V | –3V |      |
| Fixed-point 18 × 19 multiplication mode                            | 768         | 655 | 574 | MHz  |
| Fixed-point 27 × 27 multiplication mode                            | 768         | 655 | 574 | MHz  |
| Fixed-point 18 × 19 multiplier adder mode                          | 768         | 655 | 574 | MHz  |
| Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode | 768         | 655 | 574 | MHz  |
| Fixed-point six 9 × 9 multiplier adder mode                        | 768         | 655 | 574 | MHz  |
| continued...                                                       |             |     |     |      |

| Mode                                                                         | Performance |     |     | Unit |
|------------------------------------------------------------------------------|-------------|-----|-----|------|
|                                                                              | -1V         | -2V | -3V |      |
| FP32 floating-point multiplication mode                                      | 637         | 492 | 431 | MHz  |
| FP32 floating-point adder or subtract mode                                   | 637         | 492 | 431 | MHz  |
| FP32 floating-point multiplier adder or subtract mode                        | 637         | 492 | 431 | MHz  |
| FP32 floating-point multiplier accumulate mode                               | 637         | 492 | 431 | MHz  |
| Addition or subtraction of two FP16 floating-point multiplication mode       | 637         | 492 | 431 | MHz  |
| Sum/sub of two FP16 multiplications with FP32 (addition/subtraction)         | 637         | 492 | 431 | MHz  |
| Sum/sub of two FP16 multiplications with accumulation (addition/subtraction) | 637         | 492 | 431 | MHz  |
| Tensor floating-point mode                                                   | 637         | 492 | 431 | MHz  |
| Tensor accumulation mode: fp32                                               | 637         | 492 | 431 | MHz  |
| Tensor fixed-point mode                                                      | 768         | 655 | 574 | MHz  |
| INT16 complex multiplication mode                                            | 768         | 655 | 574 | MHz  |

**Table 55. D-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks**

For specification status, see the *Data Sheet Status* table

| Mode                                            | Performance |     |     | Unit |
|-------------------------------------------------|-------------|-----|-----|------|
|                                                 | -1V         | -2V | -3V |      |
| Fixed-point 18 x 19 complex multiplication mode | 768         | 655 | 574 | MHz  |
| Fixed-point 18 x 19 FIR systolic mode           | 768         | 655 | 574 | MHz  |
| Fixed-point 27 x 27 multiplication mode         | 576         | 492 | 431 | MHz  |
| Fixed-point 9 x 9 multiplication mode           | 576         | 492 | 431 | MHz  |
| FP32 floating-point complex multiplication      | 637         | 492 | 431 | MHz  |
| FP32 floating-point vector dot product          | 637         | 492 | 431 | MHz  |
| FP16 floating-point complex multiplication      | 637         | 492 | 431 | MHz  |
| FP16 floating-point vector dot product          | 637         | 492 | 431 | MHz  |
| Tensor floating-point cascade chain             | 637         | 492 | 431 | MHz  |
| Tensor fixed-point cascade chain                | 768         | 655 | 574 | MHz  |

**Table 56. E-Series FPGAs DSP Block Performance Specifications for Single DSP Block**

For specification status, see the *Data Sheet Status* table

| Mode                                                                   | Performance |          |     |     |     |          | Unit |
|------------------------------------------------------------------------|-------------|----------|-----|-----|-----|----------|------|
|                                                                        | -1V         | -2V, -2E | -3V | -4S | -5S | -6S, -6X |      |
| Fixed-point 18 × 19 multiplication mode                                | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| Fixed-point 27 × 27 multiplication mode                                | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| Fixed-point 18 × 19 multiplier adder mode                              | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode     | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| Fixed-point six 9 × 9 multiplier adder mode                            | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| FP32 floating-point multiplication mode                                | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| FP32 floating-point adder or subtract mode                             | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| FP32 floating-point multiplier adder or subtract mode                  | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| FP32 floating-point multiplier accumulate mode                         | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| Addition or subtraction of two FP16 floating-point multiplication mode | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |

*continued...*

| Mode                                                                         | Performance |          |     |     |     |          | Unit |
|------------------------------------------------------------------------------|-------------|----------|-----|-----|-----|----------|------|
|                                                                              | -1V         | -2V, -2E | -3V | -4S | -5S | -6S, -6X |      |
| Sum/sub of two FP16 multiplications with FP32 (addition/subtraction)         | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| Sum/sub of two FP16 multiplications with accumulation (addition/subtraction) | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| Tensor floating-point mode                                                   | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| Tensor accumulation mode: fp32                                               | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| Tensor fixed-point mode                                                      | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| INT16 complex multiplication mode                                            | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |

**Table 57. E-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks**

For specification status, see the *Data Sheet Status* table

| Mode                                            | Performance |          |     |     |     |          | Unit |
|-------------------------------------------------|-------------|----------|-----|-----|-----|----------|------|
|                                                 | -1V         | -2V, -2E | -3V | -4S | -5S | -6S, -6X |      |
| Fixed-point 18 x 19 complex multiplication mode | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| Fixed-point 18 x 19 FIR systolic mode           | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |
| Fixed-point 27 x 27 multiplication mode         | 576         | 492      | 431 | 418 | 367 | 306      | MHz  |
| continued...                                    |             |          |     |     |     |          |      |



| Mode                                       | Performance |          |     |     |     |          | Unit |
|--------------------------------------------|-------------|----------|-----|-----|-----|----------|------|
|                                            | -1V         | -2V, -2E | -3V | -4S | -5S | -6S, -6X |      |
| Fixed-point 9 × 9 multiplication mode      | 576         | 492      | 431 | 418 | 367 | 306      | MHz  |
| FP32 floating-point complex multiplication | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| FP32 floating-point vector dot product     | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| FP16 floating-point complex multiplication | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| FP16 floating-point vector dot product     | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| Tensor floating-point cascade chain        | 637         | 492      | 431 | 418 | 367 | 306      | MHz  |
| Tensor fixed-point cascade chain           | 768         | 655      | 574 | 558 | 489 | 408      | MHz  |

## Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $f_{MAX}$ .

**Table 58. D-Series FPGAs Memory Block Performance Specifications**

For specification status, see the *Data Sheet Status* table

| Memory | Mode                | Performance |     |     | Unit |
|--------|---------------------|-------------|-----|-----|------|
|        |                     | -1V         | -2V | -3V |      |
| MLAB   | Single-port RAM/ROM | 1,000       | 782 | 667 | MHz  |

*continued...*

| Memory                      | Mode                                                                                                                                        | Performance |     |     | Unit |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|-------------|-----|-----|------|
|                             |                                                                                                                                             | -1V         | -2V | -3V |      |
|                             | Simple dual-port RAM                                                                                                                        |             |     |     |      |
|                             | Simple dual-port RAM with read-during-write option set to New Data or Old Data                                                              | 630         | 510 | 460 | MHz  |
| M20K block <sup>(108)</sup> | Single-port RAM/ROM<br>Simple dual-port RAM                                                                                                 | 1,000       | 782 | 667 | MHz  |
|                             | Simple dual-port RAM, coherent read enabled                                                                                                 | 1,000       | 782 | 667 | MHz  |
|                             | Single-port RAM with the read-during-write option set to Old Data<br>Simple dual-port RAM with the read-during-write option set to Old Data | 800         | 640 | 560 | MHz  |
|                             | Simple dual-port RAM with ECC enabled, 512 × 32                                                                                             | 600         | 480 | 420 | MHz  |
|                             | Simple dual-port RAM with ECC, optional pipeline registers enabled, 512 × 32                                                                | 1,000       | 782 | 667 | MHz  |
|                             | Dual-port ROM<br>True dual-port RAM                                                                                                         | 600         | 500 | 420 | MHz  |
|                             | Simple quad-port RAM                                                                                                                        | 600         | 500 | 420 | MHz  |

<sup>(108)</sup> For the M20K block, Quartus automatically optimizes timing and power based on design requirements.

**Table 59. E-Series FPGAs Memory Block Performance Specifications**

For specification status, see the *Data Sheet Status* table

| Memory                      | Mode                                                                                                                                        | Performance |          |     |     |     |          | Unit |
|-----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|-------------|----------|-----|-----|-----|----------|------|
|                             |                                                                                                                                             | -1V         | -2V, -2E | -3V | -4S | -5S | -6S, -6X |      |
| MLAB                        | Single-port RAM/ROM<br>Simple dual-port RAM                                                                                                 | 850         | 750      | 510 | 600 | 469 | 400      | MHz  |
|                             | Simple dual-port RAM with read-during-write option set to New Data or Old Data                                                              | 530         | 450      | 380 | 400 | 310 | 280      | MHz  |
| M20K block <sup>(109)</sup> | Single-port RAM/ROM<br>Simple dual-port RAM                                                                                                 | 1,000       | 782      | 667 | 700 | 550 | 465      | MHz  |
|                             | Simple dual-port RAM, coherent read enabled                                                                                                 | 1,000       | 782      | 667 | 700 | 550 | 465      | MHz  |
|                             | Single-port RAM with the read-during-write option set to Old Data<br>Simple dual-port RAM with the read-during-write option set to Old Data | 800         | 640      | 560 | 560 | 440 | 370      | MHz  |
|                             | Simple dual-port RAM with ECC enabled, 512 × 32                                                                                             | 600         | 480      | 420 | 420 | 330 | 280      | MHz  |
|                             |                                                                                                                                             |             |          |     |     |     |          |      |

*continued...*

<sup>(109)</sup> For the M20K block, Quartus automatically optimizes timing and power based on design requirements.

| Memory | Mode                                                                         | Performance |          |     |     |     |          | Unit |
|--------|------------------------------------------------------------------------------|-------------|----------|-----|-----|-----|----------|------|
|        |                                                                              | -1V         | -2V, -2E | -3V | -4S | -5S | -6S, -6X |      |
|        | Simple dual-port RAM with ECC, optional pipeline registers enabled, 512 × 32 | 1,000       | 782      | 667 | 700 | 550 | 465      | MHz  |
|        | Dual-port ROM<br>True dual-port RAM                                          | 600         | 500      | 420 | 445 | 335 | 280      | MHz  |
|        | Simple quad-port RAM                                                         | 600         | 500      | 420 | 445 | 335 | 280      | MHz  |

## Local Temperature Sensor Specifications

**Table 60. Local Temperature Sensor Specifications**

For specification status, see the *Data Sheet Status* table

| Description              | Temperature Range             | Accuracy | Sampling Rate <sup>(110)</sup> | Conversion Time |
|--------------------------|-------------------------------|----------|--------------------------------|-----------------|
| Local temperature sensor | -40 to 125°C <sup>(111)</sup> | ±5°C     | 1 KSPS                         | < 1 ms          |

### Related Information

[Recommended Operating Conditions](#) on page 21

## Remote Temperature Diode Specifications

Note the following for the remote temperature diode specifications:

- The temperature diode characteristics in this table target for three-currents temperature sensing chip implementation. The characteristics can also apply to two-currents temperature sensing chip implementation.
- Absolute accuracy is dependent on third-party external diode ADC and integration specifics.

<sup>(110)</sup> The read out is subject to the SDM mailbox activity status.

<sup>(111)</sup> Temperature range refers to junction temperature.

**Table 61. Remote Temperature Diode Specifications (Core Fabric TSD)**

For specification status, see the *Data Sheet Status* table

| Description                       | Min  | Typ                    | Max  | Unit     |
|-----------------------------------|------|------------------------|------|----------|
| $I_{bias}$ , diode source current | 30   | —                      | 170  | $\mu A$  |
| $V_{bias}$ , voltage across diode | 0.51 | —                      | 0.82 | V        |
| Series resistance                 | —    | —                      | <5   | $\Omega$ |
| Diode ideality factor             | —    | 1.005 <sup>(112)</sup> | —    | —        |

## Voltage Sensor Specifications

**Table 62. Voltage Sensor Specifications**

For specification status, see the *Data Sheet Status* table

| Parameter                                                                       | Minimum | Typical | Maximum   | Unit |
|---------------------------------------------------------------------------------|---------|---------|-----------|------|
| Resolution                                                                      | —       | 7       | —         | Bit  |
| Sampling rate <sup>(113)</sup>                                                  | —       | —       | 1         | KSPS |
| Input capacitance                                                               | —       | —       | 40        | pF   |
| External reference voltage                                                      | 1.125   | 1.25    | 1.375     | V    |
| Voltage sensor accuracy, $V_{in}$ range: 0 V to 1.1 V <sup>(114)</sup><br>(115) | —       | —       | $\pm 3.5$ | %    |
| continued...                                                                    |         |         |           |      |

<sup>(112)</sup> When using lower injection current (two-currents) implementation, the ideality factor is 1.014.

<sup>(113)</sup> The read out is subject to the SDM mailbox activity status.

<sup>(114)</sup> For low voltage channels in channels 0, 1, 2, 6, and 7, the  $\pm 3.5\%$  accuracy equals to  $\pm 43.75\text{mV}$ . For high voltage channels in channels 3, 4, 5, and 9, the accuracy is  $\pm 4.5\%$ . This equals to  $\pm 56.25\text{mV}$ .

<sup>(115)</sup> When Voltage Tamper Detection is enabled, the voltage sensor accuracy specifications are as follows:

- For low voltage channels in channels 0, 1, 2, 6, and 7, the accuracy is  $\pm 5.5\%$ . This equals to  $\pm 68.75\text{mV}$ .
- For high voltage channels in channels 3, 4, 5, and 9, the accuracy is  $\pm 6.5\%$ . This equals to  $\pm 81.25\text{mV}$ .

| Parameter           |                                      | Minimum | Typical | Maximum | Unit |
|---------------------|--------------------------------------|---------|---------|---------|------|
| Unipolar input mode | Input signal range for Vsigp         | —       | —       | 1.35    | V    |
|                     | Common mode voltage on Vsign         | —       | —       | 0.25    | V    |
|                     | Input signal range for Vsigp – Vsign | —       | —       | 1.1     | V    |

## Periphery Performance Specifications

This section describes the periphery performance, LVDS SERDES, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## LVDS SERDES Specifications

**Table 63. D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications**

LVDS serializer/deserializer (SERDES) block supports SERDES factor J = 4 and 8.

DDR registers support SERDES factor J = 1 and 2.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

For specification status, see the *Data Sheet Status* table

| Parameter       | Symbol                                                                                 | Condition                                       | –1 Speed Grade |     |       | –2 Speed Grade |     |       | –3 Speed Grade |     |       | Unit |
|-----------------|----------------------------------------------------------------------------------------|-------------------------------------------------|----------------|-----|-------|----------------|-----|-------|----------------|-----|-------|------|
|                 |                                                                                        |                                                 | Min            | Typ | Max   | Min            | Typ | Max   | Min            | Typ | Max   |      |
| Clock frequency | f <sub>HCLK_in</sub> (input clock frequency) True Differential Signaling I/O Standards | Clock boost factor W = 1 to 40 <sup>(116)</sup> | 10             | —   | 800   | 10             | —   | 800   | 10             | —   | 625   | MHz  |
|                 | f <sub>HCLK_in</sub> (input clock frequency) SLVS400 I/O Standards                     | Clock boost factor W = 1 to 40 <sup>(116)</sup> | 10             | —   | 445.5 | 10             | —   | 445.5 | 10             | —   | 445.5 | MHz  |
|                 | f <sub>HCLK_in</sub> (input clock frequency) Single-Ended I/O Standards                | Clock boost factor W = 1 to 40 <sup>(116)</sup> | 10             | —   | 625   | 10             | —   | 625   | 10             | —   | 525   | MHz  |
| continued...    |                                                                                        |                                                 |                |     |       |                |     |       |                |     |       |      |

<sup>(116)</sup> Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

| Parameter    | Symbol                                                                                      | Condition                                                   | –1 Speed Grade   |     |                      | –2 Speed Grade   |     |                      | –3 Speed Grade   |     |                      | Unit |
|--------------|---------------------------------------------------------------------------------------------|-------------------------------------------------------------|------------------|-----|----------------------|------------------|-----|----------------------|------------------|-----|----------------------|------|
|              |                                                                                             |                                                             | Min              | Typ | Max                  | Min              | Typ | Max                  | Min              | Typ | Max                  |      |
|              | f <sub>HCLK_OUT</sub> (output clock frequency)<br>True Differential Signaling I/O Standards | —                                                           | —                | —   | 800                  | —                | —   | 800                  | —                | —   | 625                  | MHz  |
| Transmitter  | True Differential Signaling I/O Standards - f <sub>HSDR</sub> (data rate) <sup>(117)</sup>  | SERDES factor J = 4 and 8 <sup>(118)</sup> <sup>(119)</sup> | 600              | —   | 1,600                | 600              | —   | 1,600                | 600              | —   | 1,250                | Mbps |
|              |                                                                                             | SERDES factor J = 2, uses DDR registers                     | <sup>(120)</sup> | —   | 500 <sup>(121)</sup> | <sup>(120)</sup> | —   | 500 <sup>(121)</sup> | <sup>(120)</sup> | —   | 500 <sup>(121)</sup> | Mbps |
| continued... |                                                                                             |                                                             |                  |     |                      |                  |     |                      |                  |     |                      |      |

<sup>(117)</sup> Requires package skew compensation with PCB trace length.

<sup>(118)</sup> The  $F_{\text{max}}$  specification is based on the fast clock used for serial data. The interface  $F_{\text{max}}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(119)</sup> The  $V_{\text{CC}}$  and  $V_{\text{CCP}}$  must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.

<sup>(120)</sup> The minimum specification depends on the following factors. The differential I/O buffer within the IOE does not have a minimum data rate.

- The clock source, such as the PLL and clock pin
- The clock and data routing resource

<sup>(121)</sup> You must perform design timing analysis in Quartus Prime to achieve timing closure and run IBIS/HSPICE simulations to ensure that the I/O buffer's electrical performance meets the interface requirements.



| Parameter | Symbol                                                                    | Condition                                                                | –1 Speed Grade                                                                              |     |                       | –2 Speed Grade                                                                              |     |                       | –3 Speed Grade                                                          |     |                       | Unit |
|-----------|---------------------------------------------------------------------------|--------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|-----|-----------------------|---------------------------------------------------------------------------------------------|-----|-----------------------|-------------------------------------------------------------------------|-----|-----------------------|------|
|           |                                                                           |                                                                          | Min                                                                                         | Typ | Max                   | Min                                                                                         | Typ | Max                   | Min                                                                     | Typ | Max                   |      |
|           |                                                                           | SERDES factor J = 1, uses DDR registers                                  | (120)                                                                                       | —   | 250 <sup>(121)</sup>  | (120)                                                                                       | —   | 250 <sup>(121)</sup>  | (120)                                                                   | —   | 250 <sup>(121)</sup>  | Mbps |
|           | t <sub>x</sub> Jitter - True Differential Signaling I/O Standards         | Total jitter for data rate, 600 Mbps – 1.6 Gbps                          | ≤1,600 Mbps: 140<br>≤1,250 Mbps: 160<br>≤1,000 Mbps: 180<br>≤800 Mbps: 210<br>600 Mbps: 240 |     |                       | ≤1,600 Mbps: 140<br>≤1,250 Mbps: 160<br>≤1,000 Mbps: 180<br>≤800 Mbps: 210<br>600 Mbps: 240 |     |                       | ≤1,250 Mbps: 160<br>≤1,000 Mbps: 180<br>≤800 Mbps: 210<br>600 Mbps: 240 |     |                       | ps   |
|           | t <sub>DUTY</sub> <sup>(122)</sup>                                        | TX output clock duty cycle for True Differential Signaling I/O Standards | 45                                                                                          | 50  | 55                    | 45                                                                                          | 50  | 55                    | 45                                                                      | 50  | 55                    | %    |
|           | t <sub>RISE</sub> and t <sub>FALL</sub> <sup>(119)</sup> <sup>(123)</sup> | True Differential Signaling I/O Standards                                | —                                                                                           | —   | 160                   | —                                                                                           | —   | 160                   | —                                                                       | —   | 200                   | ps   |
|           | T <sub>CCS</sub> <sup>(117)</sup> <sup>(122)</sup>                        | True Differential Signaling I/O Standards                                | —                                                                                           | —   | 202                   | —                                                                                           | —   | 202                   | —                                                                       | —   | 202                   | ps   |
| Receiver  | True Differential Signaling I/O                                           | SERDES factor J = 4 and 8 <sup>(118)</sup> <sup>(119)</sup>              | 600                                                                                         | —   | 1600 <sup>(124)</sup> | 600                                                                                         | —   | 1600 <sup>(124)</sup> | 600                                                                     | —   | 1250 <sup>(124)</sup> | Mbps |

continued...

(122) Not applicable for DIVCLK = 1.

(123) This applies to default pre-emphasis and V<sub>OD</sub> settings only.

| Parameter                 | Symbol                                                                | Condition                                                            | –1 Speed Grade   |     |                      | –2 Speed Grade   |     |                      | –3 Speed Grade   |     |                      | Unit |
|---------------------------|-----------------------------------------------------------------------|----------------------------------------------------------------------|------------------|-----|----------------------|------------------|-----|----------------------|------------------|-----|----------------------|------|
|                           |                                                                       |                                                                      | Min              | Typ | Max                  | Min              | Typ | Max                  | Min              | Typ | Max                  |      |
|                           | Standards<br>– $f_{\text{HSDRDP A}}$<br>(data rate)                   |                                                                      |                  |     |                      |                  |     |                      |                  |     |                      |      |
|                           | SLVS400<br>I/O<br>Standards<br>– $f_{\text{HSDRDP A}}$<br>(data rate) | SERDES<br>factor J =<br>4 and<br>8 <sup>(118)</sup> <sup>(119)</sup> | 600              | —   | 891                  | 600              | —   | 891                  | 600              | —   | 891                  | Mbps |
|                           | $f_{\text{HSDR}}$ (data<br>rate)<br>(without<br>DPA) <sup>(117)</sup> | SERDES<br>factor J =<br>4 and<br>8 <sup>(118)</sup> <sup>(119)</sup> | 150              | —   | <sup>(125)</sup>     | 150              | —   | <sup>(125)</sup>     | 150              | —   | <sup>(125)</sup>     | Mbps |
|                           |                                                                       | SERDES<br>factor J =<br>2, uses<br>DDR<br>registers                  | <sup>(120)</sup> | —   | 500 <sup>(121)</sup> | <sup>(120)</sup> | —   | 500 <sup>(121)</sup> | <sup>(120)</sup> | —   | 500 <sup>(121)</sup> | Mbps |
|                           |                                                                       | SERDES<br>factor J =<br>1, uses<br>DDR<br>registers                  | <sup>(120)</sup> | —   | 250 <sup>(121)</sup> | <sup>(120)</sup> | —   | 250 <sup>(121)</sup> | <sup>(120)</sup> | —   | 250 <sup>(121)</sup> | Mbps |
| DPA (FIFO<br>mode)        | DPA run<br>length                                                     | —                                                                    | —                | —   | ≤10,000              | —                | —   | ≤10,000              | —                | —   | ≤10,000              | UI   |
| DPA (soft<br>CDR<br>mode) | DPA run<br>length                                                     | SGMII/GbE<br>protocol                                                | —                | —   | 5                    | —                | —   | 5                    | —                | —   | 5                    | UI   |
| continued...              |                                                                       |                                                                      |                  |     |                      |                  |     |                      |                  |     |                      |      |

<sup>(124)</sup> 1.05 V, 1.1 V, and 1.2 V True Differential Signaling I/O standards on receiver supports data rate up to 1000 Mbps.

<sup>(125)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

| Parameter     | Symbol                 | Condition           | –1 Speed Grade |     |                               | –2 Speed Grade |     |                               | –3 Speed Grade |     |                               | Unit |
|---------------|------------------------|---------------------|----------------|-----|-------------------------------|----------------|-----|-------------------------------|----------------|-----|-------------------------------|------|
|               |                        |                     | Min            | Typ | Max                           | Min            | Typ | Max                           | Min            | Typ | Max                           |      |
|               |                        | All other protocols | —              | —   | 50 data transition per 208 UI | —              | —   | 50 data transition per 208 UI | —              | —   | 50 data transition per 208 UI | —    |
| Soft CDR mode | Soft-CDR ppm tolerance | —                   | –300           | —   | 300                           | –300           | —   | 300                           | –300           | —   | 300                           | ppm  |
| Non DPA mode  | Sampling window        | —                   | —              | —   | 330                           | —              | —   | 330                           | —              | —   | 330                           | ps   |

**Table 64. E-Series Device Group B FPGAs LVDS SERDES Specifications**

LVDS serializer/deserializer (SERDES) block supports SERDES factor J = 4 and 8.

DDR registers support SERDES factor J = 1 and 2.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

For specification status, see the *Data Sheet Status* table

| Parameter       | Symbol                                                         | Condition                                       | –4 Speed Grade |     |     | –5 Speed Grade |     |     | –6 Speed Grade |     |     | Unit |
|-----------------|----------------------------------------------------------------|-------------------------------------------------|----------------|-----|-----|----------------|-----|-----|----------------|-----|-----|------|
|                 |                                                                |                                                 | Min            | Typ | Max | Min            | Typ | Max | Min            | Typ | Max |      |
| Clock frequency | f <sub>HCLK_in</sub> (input clock frequency) True Differential | Clock boost factor W = 1 to 40 <sup>(126)</sup> | 10             | —   | 625 | 10             | —   | 625 | 10             | —   | 500 | MHz  |

*continued...*

<sup>(126)</sup> Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

| Parameter    | Symbol                                                                                    | Condition                                   | –4 Speed Grade |     |       | –5 Speed Grade |     |       | –6 Speed Grade |     |       | Unit |
|--------------|-------------------------------------------------------------------------------------------|---------------------------------------------|----------------|-----|-------|----------------|-----|-------|----------------|-----|-------|------|
|              |                                                                                           |                                             | Min            | Typ | Max   | Min            | Typ | Max   | Min            | Typ | Max   |      |
|              | Signaling I/O Standards                                                                   |                                             |                |     |       |                |     |       |                |     |       |      |
|              | $f_{\text{HCLK\_in}}$ (input clock frequency) SLVS400 I/O Standards                       | Clock boost factor $W = 1$ to $40^{(126)}$  | 10             | —   | 445.5 | 10             | —   | 445.5 | 10             | —   | 445.5 | MHz  |
|              | $f_{\text{HCLK\_in}}$ (input clock frequency) Single-Ended I/O Standards                  | Clock boost factor $W = 1$ to $40^{(126)}$  | 10             | —   | 625   | 10             | —   | 625   | 10             | —   | 525   | MHz  |
|              | $f_{\text{HCLK\_OUT}}$ (output clock frequency) True Differential Signaling I/O Standards | —                                           | —              | —   | 625   | —              | —   | 625   | —              | —   | 500   | MHz  |
| Transmitter  | True Differential Signaling I/O Standards                                                 | SERDES factor $J = 4$ and $8^{(128) (129)}$ | 600            | —   | 1,250 | 600            | —   | 1,250 | 600            | —   | 1,000 | Mbps |
| continued... |                                                                                           |                                             |                |     |       |                |     |       |                |     |       |      |

| Parameter | Symbol                                                            | Condition                                        | –4 Speed Grade                                                          |     |                      | –5 Speed Grade                                                          |     |                      | –6 Speed Grade                                      |     |                      | Unit |
|-----------|-------------------------------------------------------------------|--------------------------------------------------|-------------------------------------------------------------------------|-----|----------------------|-------------------------------------------------------------------------|-----|----------------------|-----------------------------------------------------|-----|----------------------|------|
|           |                                                                   |                                                  | Min                                                                     | Typ | Max                  | Min                                                                     | Typ | Max                  | Min                                                 | Typ | Max                  |      |
|           | $f_{\text{HSDR}}$<br>(data rate) <sup>(127)</sup>                 | SERDES factor J = 2, uses DDR registers          | (130)                                                                   | —   | 500 <sup>(131)</sup> | (130)                                                                   | —   | 500 <sup>(131)</sup> | (130)                                               | —   | 500 <sup>(131)</sup> | Mbps |
|           |                                                                   | SERDES factor J = 1, uses DDR registers          | (130)                                                                   | —   | 250 <sup>(131)</sup> | (130)                                                                   | —   | 250 <sup>(131)</sup> | (130)                                               | —   | 250 <sup>(131)</sup> | Mbps |
|           | $t_{\text{x}}$ Jitter - True Differential Signaling I/O Standards | Total jitter for data rate, 600 Mbps – 1.25 Gbps | ≤1,250 Mbps: 160<br>≤1,000 Mbps: 180<br>≤800 Mbps: 210<br>600 Mbps: 240 |     |                      | ≤1,250 Mbps: 160<br>≤1,000 Mbps: 180<br>≤800 Mbps: 210<br>600 Mbps: 240 |     |                      | ≤1,000 Mbps: 180<br>≤800 Mbps: 210<br>600 Mbps: 240 |     |                      | ps   |
|           | $t_{\text{DUTY}}$ <sup>(132)</sup>                                | TX output clock duty cycle for                   | 45                                                                      | 50  | 55                   | 45                                                                      | 50  | 55                   | 45                                                  | 50  | 55                   | %    |

continued...

(127) Requires package skew compensation with PCB trace length.

(128) The  $F_{\text{max}}$  specification is based on the fast clock used for serial data. The interface  $F_{\text{max}}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

(129) The  $V_{\text{CC}}$  and  $V_{\text{CCP}}$  must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.

(130) The minimum specification depends on the following factors. The differential I/O buffer within the IOE does not have a minimum data rate.

- The clock source, such as the PLL and clock pin
- The clock and data routing resource

(131) You must perform design timing analysis in Quartus Prime to achieve timing closure and run IBIS/HSPICE simulations to ensure that the I/O buffer's electrical performance meets the interface requirements.

(132) Not applicable for  $\text{DIVCLK} = 1$ .

| Parameter                 | Symbol                                                                   | Condition                                                   | –4 Speed Grade |     |                       | –5 Speed Grade |     |                       | –6 Speed Grade |     |                       | Unit |
|---------------------------|--------------------------------------------------------------------------|-------------------------------------------------------------|----------------|-----|-----------------------|----------------|-----|-----------------------|----------------|-----|-----------------------|------|
|                           |                                                                          |                                                             | Min            | Typ | Max                   | Min            | Typ | Max                   | Min            | Typ | Max                   |      |
|                           |                                                                          | True Differential Signaling I/O Standards                   |                |     |                       |                |     |                       |                |     |                       |      |
|                           | $t_{RISE}$ and $t_{FALL}$ <sup>(129)</sup> <sup>(133)</sup>              | True Differential Signaling I/O Standards                   | —              | —   | 160                   | —              | —   | 160                   | —              | —   | 200                   | ps   |
|                           | $T_{CCS}$ <sup>(127)</sup> <sup>(132)</sup>                              | True Differential Signaling I/O Standards                   | —              | —   | 202                   | —              | —   | 202                   | —              | —   | 202                   | ps   |
| Receiver <sup>(134)</sup> | True Differential Signaling I/O Standards<br>- $f_{HSDRDPA}$ (data rate) | SERDES factor J = 4 and 8 <sup>(128)</sup> <sup>(129)</sup> | 600            | —   | 1250 <sup>(135)</sup> | 600            | —   | 1250 <sup>(135)</sup> | 600            | —   | 1000 <sup>(135)</sup> | Mbps |
|                           | SLVS400 I/O Standards<br>- $f_{HSDRDPA}$ (data rate)                     | SERDES factor J = 4 and 8 <sup>(128)</sup> <sup>(129)</sup> | 600            | —   | 891                   | 600            | —   | 891                   | 600            | —   | 891                   | Mbps |

continued...

<sup>(133)</sup> This applies to default pre-emphasis and  $V_{OD}$  settings only.

<sup>(134)</sup> When operating in DPA mode, you must enable the receiver equalization feature of the input buffer.

<sup>(135)</sup> 1.05 V, 1.1 V, and 1.2 V True Differential Signaling I/O standards on receiver supports data rate up to 1000 Mbps.

| Parameter           | Symbol                                                       | Condition                                                   | –4 Speed Grade   |     |                               | –5 Speed Grade   |     |                               | –6 Speed Grade   |     |                               | Unit |
|---------------------|--------------------------------------------------------------|-------------------------------------------------------------|------------------|-----|-------------------------------|------------------|-----|-------------------------------|------------------|-----|-------------------------------|------|
|                     |                                                              |                                                             | Min              | Typ | Max                           | Min              | Typ | Max                           | Min              | Typ | Max                           |      |
|                     | $f_{\text{HSDR}}$ (data rate) (without DPA) <sup>(127)</sup> | SERDES factor J = 4 and 8 <sup>(128)</sup> <sup>(129)</sup> | 150              | —   | <sup>(136)</sup>              | 150              | —   | <sup>(136)</sup>              | 150              | —   | <sup>(136)</sup>              | Mbps |
|                     |                                                              | SERDES factor J = 2, uses DDR registers                     | <sup>(130)</sup> | —   | 500 <sup>(131)</sup>          | <sup>(130)</sup> | —   | 500 <sup>(131)</sup>          | <sup>(130)</sup> | —   | 500 <sup>(131)</sup>          | Mbps |
|                     |                                                              | SERDES factor J = 1, uses DDR registers                     | <sup>(130)</sup> | —   | 250 <sup>(131)</sup>          | <sup>(130)</sup> | —   | 250 <sup>(131)</sup>          | <sup>(130)</sup> | —   | 250 <sup>(131)</sup>          | Mbps |
| DPA (FIFO mode)     | DPA run length                                               | —                                                           | —                | —   | ≤10,000                       | —                | —   | ≤10,000                       | —                | —   | ≤10,000                       | UI   |
| DPA (soft CDR mode) | DPA run length                                               | SGMII/GbE protocol                                          | —                | —   | 5                             | —                | —   | 5                             | —                | —   | 5                             | UI   |
|                     |                                                              | All other protocols                                         | —                | —   | 50 data transition per 208 UI | —                | —   | 50 data transition per 208 UI | —                | —   | 50 data transition per 208 UI | —    |
| Soft CDR mode       | Soft-CDR ppm tolerance                                       | —                                                           | –300             | —   | 300                           | –300             | —   | 300                           | –300             | —   | 300                           | ppm  |
| Non DPA mode        | Sampling window                                              | —                                                           | —                | —   | 330                           | —                | —   | 330                           | —                | —   | 330                           | ps   |

<sup>(136)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

## DPA Lock Time Specifications

**Table 65. DPA Lock Time Specifications**

The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

For specification status, see the *Data Sheet Status* table


| Standard           | Training Pattern     | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions <sup>(137)</sup> | Maximum Data Transition |
|--------------------|----------------------|----------------------------------------------------------------------|-----------------------------------------------------------------|-------------------------|
| SPI-4              | 00000000001111111111 | 2                                                                    | 128                                                             | 768                     |
| Parallel Rapid I/O | 00001111             | 2                                                                    | 128                                                             | 768                     |
|                    | 10010000             | 4                                                                    | 64                                                              | 768                     |
| Miscellaneous      | 10101010             | 8                                                                    | 32                                                              | 768                     |
|                    | 01010101             | 8                                                                    | 32                                                              | 768                     |

<sup>(137)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.



## LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications

**Figure 2. LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Equal to 1.6 Gbps**




**Table 66. LVDS SERDES Soft-CDR Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.6 Gbps**

For specification status, see the *Data Sheet Status* table

| Parameter | Jitter Frequency (Hz) | Sinusoidal Jitter (UI) |
|-----------|-----------------------|------------------------|
| F1        | 10,000                | 25                     |
| F2        | 17,565                | 25                     |
| F3        | 1,493,000             | 0.22                   |
| F4        | 50,000,000            | 0.22                   |

Figure 3. LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.6 Gbps



Memory Standards Supported

Table 67. D-Series FPGAs Memory Standards Supported

This table lists the overall capability of External Memory Interface supported by D-Series FPGAs. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

| Memory Standard | Controller Type        | Maximum Frequency (MHz) |
|-----------------|------------------------|-------------------------|
| DDR4 SDRAM      | Hard memory controller | 1,600                   |
| DDR5 SDRAM      | Hard memory controller | 2,000                   |
| LPDDR4 SDRAM    | Hard memory controller | 2,133                   |
| LPDDR5 SDRAM    | Hard memory controller | 2,133                   |
| continued...    |                        |                         |

| Memory Standard | Controller Type            | Maximum Frequency (MHz) |
|-----------------|----------------------------|-------------------------|
| DDR4 SDRAM      | HPS hard memory controller | 1,333                   |
| DDR5 SDRAM      | HPS hard memory controller | 2,000                   |
| LPDDR4 SDRAM    | HPS hard memory controller | 2,133                   |
| LPDDR5 SDRAM    | HPS hard memory controller | 2,133                   |

**Table 68. E-Series Device Group A FPGAs Memory Standards Supported**

This table lists the overall capability of External Memory Interface supported by E-Series Device Group A. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

| Memory Standard | Controller Type            | Maximum Frequency (MHz) |
|-----------------|----------------------------|-------------------------|
| DDR4 SDRAM      | Hard memory controller     | 1,333                   |
| DDR5 SDRAM      | Hard memory controller     | 1,800                   |
| LPDDR4 SDRAM    | Hard memory controller     | 1,866                   |
| LPDDR5 SDRAM    | Hard memory controller     | 1,866                   |
| DDR4 SDRAM      | HPS hard memory controller | 1,333                   |
| DDR5 SDRAM      | HPS hard memory controller | 1,800                   |
| LPDDR4 SDRAM    | HPS hard memory controller | 1,866                   |
| LPDDR5 SDRAM    | HPS hard memory controller | 1,866                   |

**Table 69. E-Series Device Group B FPGAs Memory Standards Supported**

This table lists the overall capability of External Memory Interface supported by E-Series Device Group B. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

| Memory Standard     | Controller Type        | Maximum Frequency (MHz) |
|---------------------|------------------------|-------------------------|
| DDR4 SDRAM          | Hard memory controller | 1,200                   |
| LPDDR4 SDRAM        | Hard memory controller | 1,333                   |
| <i>continued...</i> |                        |                         |

| Memory Standard | Controller Type            | Maximum Frequency (MHz) |
|-----------------|----------------------------|-------------------------|
| LPDDR5 SDRAM    | Hard memory controller     | 1,066                   |
| DDR4 SDRAM      | HPS hard memory controller | 1,066                   |
| LPDDR4 SDRAM    | HPS hard memory controller | 1,333                   |
| LPDDR5 SDRAM    | HPS hard memory controller | 1,066                   |

### Related Information

[External Memory Interface \(EMIF\) Spec Estimator](#)

## Memory Output Clock Jitter Specifications

The clock jitter specification applies to the memory output clock pins clocked by an I/O PLL, or generated using double data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Intel recommends using PHY clock networks for better jitter performance.

The memory clock output jitter is within the JEDEC\* specifications when the phase jitter (integration bandwidth 10 kHz to 50 MHz) of the input clock is not more than 20 ps peak-to-peak, or 1.42 ps RMS at  $1e^{-12}$  BER and 1.22 ps at  $1e^{-16}$  BER.

## MIPI D-PHY Performance

**Table 70. D-Series FPGAs MIPI D-PHY Performance**

For specification status, see the *Data Sheet Status* table

| Parameter                          | Symbol                   | Condition                        | –1 Speed Grade |     |       | –2 Speed Grade |     |       | –3 Speed Grade |     |       | Unit |
|------------------------------------|--------------------------|----------------------------------|----------------|-----|-------|----------------|-----|-------|----------------|-----|-------|------|
|                                    |                          |                                  | Min            | Typ | Max   | Min            | Typ | Max   | Min            | Typ | Max   |      |
| MIPI D-PHY transmitter or receiver | High-speed interface, Hs | Long reference <sup>(1 38)</sup> | 150            | —   | 2,500 | 150            | —   | 2,500 | 150            | —   | 2,500 | Mbps |
|                                    |                          | Short reference and              | 150            | —   | 3,500 | 150            | —   | 3,500 | 150            | —   | 3,500 | Mbps |

*continued...*

<sup>(138)</sup> The long reference/standard reference/short reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.

| Parameter | Symbol                  | Condition                           | –1 Speed Grade |     |     | –2 Speed Grade |     |     | –3 Speed Grade |     |     | Unit |
|-----------|-------------------------|-------------------------------------|----------------|-----|-----|----------------|-----|-----|----------------|-----|-----|------|
|           |                         |                                     | Min            | Typ | Max | Min            | Typ | Max | Min            | Typ | Max |      |
|           |                         | standard reference <sup>(138)</sup> |                |     |     |                |     |     |                |     |     |      |
|           | Low-power interface, Lp | —                                   | —              | —   | 20  | —              | —   | 20  | —              | —   | 20  | MHz  |

**Table 71. E-Series FPGAs MIPI D-PHY Performance**

For specification status, see the *Data Sheet Status* table

| Parameter                          | Device Group | Symbol                   | Condition                                               | –1, –4 Speed Grade |     |       | –2, –5 Speed Grade |     |       | –3, –6 Speed Grade |     |       | Unit |
|------------------------------------|--------------|--------------------------|---------------------------------------------------------|--------------------|-----|-------|--------------------|-----|-------|--------------------|-----|-------|------|
|                                    |              |                          |                                                         | Min                | Typ | Max   | Min                | Typ | Max   | Min                | Typ | Max   |      |
| MIPI D-PHY transmitter or receiver | A            | High-speed interface, Hs | Long reference <sup>(139)</sup>                         | 150                | —   | 2,500 | 150                | —   | 2,500 | 150                | —   | 2,500 | Mbps |
|                                    |              |                          | Short reference and standard reference <sup>(139)</sup> | 150                | —   | 3,500 | 150                | —   | 3,500 | 150                | —   | 3,500 | Mbps |
|                                    |              | Low-power interface, Lp  | —                                                       | —                  | —   | 20    | —                  | —   | 20    | —                  | —   | 20    | MHz  |
| MIPI D-PHY transmitter or receiver | B            | High-speed interface, Hs | Short reference, standard reference,                    | 150                | —   | 2,500 | 150                | —   | 2,500 | 150                | —   | 2,500 | Mbps |

*continued...*

<sup>(139)</sup> The long reference/standard reference/short reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.

| Parameter | Device Group | Symbol                  | Condition               | –1, –4 Speed Grade |     |     | –2, –5 Speed Grade |     |     | –3, –6 Speed Grade |     |     | Unit |
|-----------|--------------|-------------------------|-------------------------|--------------------|-----|-----|--------------------|-----|-----|--------------------|-----|-----|------|
|           |              |                         |                         | Min                | Typ | Max | Min                | Typ | Max | Min                | Typ | Max |      |
|           |              |                         | or long reference (139) |                    |     |     |                    |     |     |                    |     |     |      |
|           |              | Low-power interface, Lp | —                       | —                  | —   | 20  | —                  | —   | 20  | —                  | —   | 20  | MHz  |

## GTS Transceiver Performance Specifications

### GTS Transceiver Performance

**Table 72. Transmitter and Receiver Data Rate Performance**

For specification status, see the *Data Sheet Status* table

| Symbol/Description                                    | Transceiver Speed | Unit |
|-------------------------------------------------------|-------------------|------|
| Supported data rate for E-Series Device Group B (NRZ) | 1 – 17.16         | Gbps |
| Supported data rate for E-Series Device Group A (NRZ) | 1 – 28.1          | Gbps |
| Supported data rate for D-Series (NRZ)                | 1 – 28.1          | Gbps |

## GTS Transceiver Reference Clock Specifications

**Table 73. GTS Transceiver and System PLL Reference Clock Input Specifications**

For specification status, see the *Data Sheet Status* table

| Symbol           | Description                         | Condition                     | Min                  | Typical | Max | Unit |
|------------------|-------------------------------------|-------------------------------|----------------------|---------|-----|------|
| —                | Supported I/O standards             | Dedicated reference clock pin | CML, HCSL            |         |     |      |
| F <sub>REF</sub> | Reference clock operating frequency | —                             | 100 <sup>(140)</sup> | —       | 380 | MHz  |

*continued...*

<sup>(140)</sup> This value is 100 MHz for down spread spectrum clocking (SSC). This value can also be 25 MHz for HDMI rate of less than 1 Gbps.

| Symbol                          | Description                                                                      | Condition | Min         | Typical     | Max  | Unit             |
|---------------------------------|----------------------------------------------------------------------------------|-----------|-------------|-------------|------|------------------|
| T <sub>REF-DUTY</sub>           | Duty cycle                                                                       | —         | 45          | 50          | 55   | %                |
| T <sub>REF-RISE/FALL</sub>      | Rise and fall time (as percentage of period)                                     | 20% – 80% | —           | —           | 0.15 | T <sub>REF</sub> |
| SSC                             | Spread-spectrum downspread                                                       | PCIe*     | —           | –5,000 to 0 | —    | ppm              |
| T <sub>REF-SINGLEEND-SKEW</sub> | Skew between REFCLKP and REFCLKN                                                 | —         | —           | —           | 50   | ps               |
| Z <sub>REF-DIFF-DC</sub>        | Reference clock differential input impedance – terminated mode                   | —         | 80          | 100         | 120  | Ω                |
| V <sub>min-ABS</sub>            | Absolute V <sub>min</sub>                                                        | —         | –0.15       | —           | —    | V                |
| V <sub>max-ABS</sub>            | Absolute V <sub>max</sub>                                                        | —         | —           | —           | 0.85 | V                |
| V <sub>REFIN-DIFF-AC</sub>      | Input reference clock differential peak-to-peak voltage when AC-coupled on board | —         | 0.6         | 1.2         | 1.7  | V                |
| V <sub>REFIN-IL-DC</sub>        | Input reference clock input low voltage when DC-coupled on board                 | —         | –0.15       | 0           | 0.15 | V                |
| V <sub>REFIN-IH-DC</sub>        | Input reference clock input high voltage when DC-coupled on board                | —         | 0.66        | 0.7         | 0.85 | V                |
| V <sub>REFIN-CM-AC</sub>        | Input reference clock common-mode voltage when AC-coupled on board               | —         | Set on chip |             |      | V                |
| V <sub>REFIN-CM-DC</sub>        | Input reference clock common-mode voltage when DC-coupled on board               | —         | 0.255       | 0.35        | 0.5  | V                |
| PN <sub>REF</sub>               | Transmitter REFCLK phase noise (156.25                                           | 10 kHz    | —           | —           | –130 | dBc/Hz           |

*continued...*

| Symbol                       | Description                                                | Condition | Min        | Typical    | Max        | Unit   |
|------------------------------|------------------------------------------------------------|-----------|------------|------------|------------|--------|
|                              | MHz) <sup>(141)</sup> (140)                                | 100 kHz   | —          | —          | –138       | dBc/Hz |
|                              |                                                            | 500 kHz   | —          | —          | –138       | dBc/Hz |
|                              |                                                            | 3 MHz     | —          | —          | –140       | dBc/Hz |
|                              |                                                            | 10 MHz    | —          | —          | –144       | dBc/Hz |
|                              |                                                            | 20 MHz    | —          | —          | –146       | dBc/Hz |
|                              |                                                            | 1 GHz     | —          | —          | –146       | dBc/Hz |
| V <sub>REFIN-RJ-RMS</sub>    | RMS jitter integrated from 10 kHz – 20 MHz including spurs | —         | —          | —          | 522        | fs     |
| V <sub>REFIN-PPM-ERROR</sub> | Reference clock frequency error                            | —         | –350 + SSC | —          | +350 + SSC | ppm    |
| R <sub>COMP</sub>            | External resistor for calibration                          | —         | —          | 499 ± 0.1% | —          | Ω      |

**Table 74. System PLL Reference Clock (Using HVIO) Specifications**

For specifications on the I/O PLL using HVIO pin, refer to *D-Series FPGAs I/O PLL Specifications* or *E-Series FPGAs I/O PLL Specifications* respectively.

For specification status, see the *Data Sheet Status* table

| Symbol                | Description            | Condition                         | Min | Typical | Max | Unit |
|-----------------------|------------------------|-----------------------------------|-----|---------|-----|------|
| F <sub>REF</sub>      | Clock input frequency  | Powered by V <sub>CCIO_HVIO</sub> | 25  | —       | 125 | MHz  |
| T <sub>REF-DUTY</sub> | Clock input duty cycle |                                   | 45  | 50      | 55  | %    |

<sup>(141)</sup> To calculate the REFCLK phase noise requirement at frequencies other than 156.25 MHz, use the following formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 156.25 MHz + 20 × log(f/156.25 MHz).



**Table 75. GTS Transceiver Reference Clock Output Driver Specifications**

For specification status, see the *Data Sheet Status* table

| Symbol                         | Description                                                                       | Condition | Min  | Typical | Max  | Unit      |
|--------------------------------|-----------------------------------------------------------------------------------|-----------|------|---------|------|-----------|
| $F_{REF\_OUT}$                 | Reference clock operating frequency                                               | —         | 25   | —       | 380  | MHz       |
| $T_{REF\_DUTY\_OUT}$           | Duty cycle                                                                        | —         | 45   | 50      | 55   | %         |
| $T_{REF\_RISE\_OUT/FALL\_OUT}$ | Rise and fall time (as percentage of period)                                      | 20% – 80% | —    | —       | 0.15 | $T_{REF}$ |
| $T_{REF\_SINGLEEND\_SKEW}$     | Skew between REFCLKP and REFCLKN                                                  | —         | —    | —       | 50   | ps        |
| $Z_{REF\_DIFF\_DC\_OUT}$       | Reference clock differential output impedance – terminated mode                   | —         | 80   | 100     | 120  | $\Omega$  |
| $V_{REF\_DIFF\_AC\_OUT}$       | Output reference clock differential peak to peak voltage when AC-coupled on board | —         | 0.9  | 1       | 1.1  | V         |
| $V_{REF\_CM\_OUT}$             | Output reference clock common-mode                                                | —         | 0.45 | 0.5     | 0.55 | V         |

## Transmitter Specifications

**Table 76. Transmitter Electrical Specifications**

For specification status, see the *Data Sheet Status* table

| Parameter                             | Symbol                | Description                                            | Condition | Min | Typical | Max   | Unit     |
|---------------------------------------|-----------------------|--------------------------------------------------------|-----------|-----|---------|-------|----------|
| On-chip termination                   | —                     | Transmitter differential on-chip termination resistors | —         | 80  | 90      | 120   | $\Omega$ |
| Transmitter output eye specifications | $V_{TX\_DIFF\_PKPK}$  | Back-porch transmit amplitude                          | —         | 300 | —       | 1,050 | mV       |
|                                       | $V_{TX\_DEEMP\_STEP}$ | Transmitter tap resolution                             | —         | —   | —       | 2     | %        |

*continued...*

| Parameter                | Symbol                     | Description                                                                                                                                                   | Condition                   | Min | Typical | Max  | Unit               |
|--------------------------|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-----|---------|------|--------------------|
|                          | D <sub>TX-PRE_TAP_2</sub>  | Pre-cursor tap 2 de-emphasis                                                                                                                                  | —                           | 0   | —       | 2.5  | dB                 |
|                          | D <sub>TX-PRE_TAP_1</sub>  | Pre-cursor tap 1 de-emphasis                                                                                                                                  | —                           | 0   | —       | 4.5  | dB                 |
|                          | D <sub>TX-POST_TAP_1</sub> | Post-cursor tap 1 de-emphasis                                                                                                                                 | —                           | 0   | —       | 6.5  | dB                 |
|                          | T <sub>TX-SLEW</sub>       | Rise/fall time at 20%–80%                                                                                                                                     | —                           | 10  | —       | 20   | ps                 |
|                          | T <sub>TX-DDJ</sub>        | Transmitter deterministic jitter at 25 Gbps                                                                                                                   | —                           | —   | —       | 0.15 | UI <sub>pkpk</sub> |
|                          | T <sub>TX-RJ</sub>         | Transmitter total peak-peak random jitter <sup>(142)</sup>                                                                                                    | At BER of 10 <sup>-12</sup> | —   | —       | 0.15 | UI <sub>pkpk</sub> |
|                          | T <sub>TX-TJ</sub>         | Transmitter total peak-peak jitter (T <sub>TX-TJ</sub> = T <sub>TX-DDJ</sub> + T <sub>TX-PJ</sub> + T <sub>TX-RJ</sub> ) <sup>(142)</sup><br><sup>(143)</sup> | At BER of 10 <sup>-12</sup> | —   | —       | 0.28 | UI <sub>pkpk</sub> |
| Transmitter DC impedance | Z <sub>TX-DIFF-DC</sub>    | Transmitter output differential DC impedance with OCT 90 Ω mode while configured <sup>(144)</sup>                                                             | —                           | 80  | 90      | 120  | Ω                  |
|                          | Z <sub>TX-CM-DC</sub>      | Transmitter output common-mode DC impedance                                                                                                                   | —                           | 20  | 22.5    | 30   | Ω                  |
| continued...             |                            |                                                                                                                                                               |                             |     |         |      |                    |

<sup>(142)</sup> Assume a 1<sup>st</sup> order high-pass jitter measurement filter with a cutoff of  $F_{\text{BAUD}}/F_{\text{GPLL}} = N_{\text{GPLL}}$ , where  $N_{\text{GPLL}}$  is the ratio of the 3 dB cutoff frequency to the data rate, with typical value of 1,667.

<sup>(143)</sup> The maximum TJ value is slightly less than the sum of DDJ + PJ + RJ to take into consideration of the worst case probability, where both deterministic and random jitter component might present at the same time.

<sup>(144)</sup> TX pins are driven to 0 V before configuration.

| Parameter                | Symbol                 | Description                                                                | Condition                      | Min | Typical | Max                             | Unit |
|--------------------------|------------------------|----------------------------------------------------------------------------|--------------------------------|-----|---------|---------------------------------|------|
| Transmitter return loss  | $Z_{RL-DIFF-DC}$       | Transmitter differential DC return loss                                    | —                              | —   | —       | –12                             | dB   |
|                          | $Z_{RL-DIFF-NYQ}$      | Transmitter differential return loss at Nyquist frequency ( $F_{BAUD}/2$ ) | —                              | —   | —       | –6                              | dB   |
|                          | $Z_{RL-CMN}$           | Transmitter common-mode return loss below 10 GHz                           | —                              | —   | —       | –6                              | dB   |
| Electrical idle          | $V_{TX-IDLE}$          | Electrical idle output voltage                                             | PCIe/<br>SATA/SAS/USB          | —   | —       | 20                              | mV   |
|                          | $V_{CM-DELTA-SQUELCH}$ | Maximum common-mode step entering/exiting squelch mode                     |                                | —   | —       | 100                             | mV   |
|                          | $T_{TX-IDLE-LATENCY}$  | Latency entering/exiting electrical idle                                   |                                | —   | —       | 8                               | μs   |
| Receiver detect          | $V_{TX-RCV-DETECT}$    | Receiver detect voltage change allowed during receiver detection           | PCIe/<br>SATA/SAS/USB          | —   | —       | 600                             | mV   |
| Lane-to-lane output skew | —                      | Lane-to-lane output skew                                                   | $4 < \text{Lane count} \leq 8$ | —   | —       | $2 \text{ UI} + 250 \text{ ps}$ | ps   |
|                          |                        |                                                                            | $\text{Lane count} \leq 4$     | —   | —       | $2 \text{ UI} + 166 \text{ ps}$ | ps   |

## Receiver Specifications

**Table 77. Receiver Electrical Specifications**

For specification status, see the *Data Sheet Status* table

| Parameter                         | Symbol             | Description                                                       | Condition                            | Min  | Typical | Max   | Unit               |
|-----------------------------------|--------------------|-------------------------------------------------------------------|--------------------------------------|------|---------|-------|--------------------|
| On-chip termination               | —                  | Receiver differential on-chip termination resistors               | —                                    | 65   | 85      | 102   | $\Omega$           |
|                                   |                    |                                                                   |                                      | 80   | 100     | 120   | $\Omega$           |
| Receiver input eye specifications | $V_{RX-DIFF-PKPK}$ | Receiver input differential peak-to-peak voltage <sup>(145)</sup> | —                                    | —    | —       | 1,200 | mV                 |
|                                   | $V_{RX-MAX}$       | Receiver input maximum voltage <sup>(146)</sup>                   | —                                    | —    | —       | 1     | V                  |
|                                   | $V_{RX-MIN}$       | Receiver input minimum voltage <sup>(146)</sup>                   | —                                    | −0.3 | —       | —     | V                  |
|                                   | $V_{RX-CM-DC}$     | Receiver input DC common-mode voltage <sup>(147)</sup>            | When squelch detector is not enabled | 0    | —       | 700   | mV                 |
|                                   |                    |                                                                   | When squelch detector is enabled     | 200  | —       | 300   | mV                 |
|                                   | $T_{RX-RJ}$        | Receiver input random jitter                                      | At BER of $10^{-12}$                 | —    | —       | 0.15  | UI <sub>pkpk</sub> |

*continued...*

<sup>(145)</sup> This is supported when the receiver is powered and configured, powered and unconfigured, or unpowered.

<sup>(146)</sup>  $V_{RX\_MAX}$  and  $V_{RX\_MIN}$  are before and after configuration.

<sup>(147)</sup> The specified common-mode range is supported when the receiver is powered and configured, powered and unconfigured, or unpowered. This specification is also supported before mode configuration. If squelch detect is used, receiver DC input common-mode voltage should be within 200 mV to 300 mV. Otherwise, use AC coupling capacitors on board.

| Parameter                                  | Symbol                          | Description                                                             | Condition                        | Min | Typical | Max  | Unit               |
|--------------------------------------------|---------------------------------|-------------------------------------------------------------------------|----------------------------------|-----|---------|------|--------------------|
|                                            | $T_{RX-PJ}$                     | Receiver input periodic jitter (at high frequency <sup>(148)</sup> )    | —                                | —   | —       | 0.05 | UI <sub>pkpk</sub> |
| Insertion loss specification               | $I_{INS-LOSS-28Gb/s\_BER10-15}$ | Insertion loss at Nyquist frequency ( $F_{BAUD}/2$ ) <sup>(149)</sup>   | At BER of $10^{-15}$             | —   | —       | –27  | dB                 |
|                                            | $I_{INS-LOSS-28Gb/s\_BER10-12}$ |                                                                         | At BER of $10^{-12}$             | —   | —       | –30  | dB                 |
|                                            | $I_{INS-LOSS-17Gb/s\_BER10-12}$ | Insertion loss at Nyquist frequency ( $F_{BAUD}/2$ ) <sup>(149)</sup>   | At BER of $10^{-12}$             | —   | —       | –30  | dB                 |
| Receiver return loss                       | $Z_{RL-DIFF-DC}$                | Receiver differential DC return loss                                    | —                                | —   | —       | –12  | dB                 |
|                                            | $Z_{RL-DIFF-NYQ}$               | Receiver differential return loss at Nyquist frequency ( $F_{BAUD}/2$ ) | —                                | —   | —       | –6   | dB                 |
|                                            | $Z_{RL-CM}$                     | Receiver common-mode return loss below 10 GHz                           | —                                | —   | —       | –6   | dB                 |
| Receiver DC impedance                      | $R_{DIFF-DC}$                   | Receiver differential DC impedance                                      | 85 $\Omega$ on-chip termination  | 65  | 85      | 102  | $\Omega$           |
|                                            |                                 |                                                                         | 100 $\Omega$ on-chip termination | 80  | 100     | 120  | $\Omega$           |
|                                            | $R_{CM-DC}$                     | Receiver common-mode DC impedance                                       | —                                | 20  | 25      | 30   | $\Omega$           |
| Receiver signal detection <sup>(150)</sup> | $V_{IDLE-THRESH}$               | Receiver signal detect input voltage threshold                          | —                                | 75  | 120     | 175  | mV                 |

<sup>(148)</sup> High frequency is defined as frequencies beyond the CDR loop bandwidth (typically  $F_{BAUD}/1,667$ ).

<sup>(149)</sup> COM compliant package and channel.

## Electrical Compliance

**Table 78. Electrical Compliance List**

For specification status, see the *Data Sheet Status* table

| Specification/Clause                   | Protocol              | Lane Rate (Gbps)        |                                   |
|----------------------------------------|-----------------------|-------------------------|-----------------------------------|
|                                        |                       | E-Series Device Group B | E-Series Device Group A, D-Series |
| XFP MSA                                | XFI                   | 10.3125                 | 10.3125                           |
| IEEE 802.3ba-2010                      | XLPP1                 | 10.3125                 | 10.3125                           |
| Serial-GMII Specification V1.7         | 1GE SGMII             | 1.25                    | 1.25                              |
| IEEE 802.3ba                           | XLAUI                 | 10.3125                 | 10.3125                           |
| IEEE 802.3ba                           | CAUI-10               | 10.3125                 | 10.3125                           |
| IEEE 802.3by                           | 25GAUI-C2C/C2M        | —                       | 1x25.78125                        |
| IEEE 802.3ap 2007                      | 10GBASE-KR            | 10.3125                 | 10.3125                           |
| IEEE 802.3by 111/110                   | 25GBASE-KR/CR         | —                       | 25.78125                          |
| IEEE 803.3ap-2007<br>IEEE 802.3an-2006 | 1000BASE-KX/CX        | 1.25                    | 1.25                              |
| OIF-CEI 4.0                            | OIF-CEI-11G SR/MR/LR  | 9.95 – 11.2             | 9.95 – 11.2                       |
|                                        | OIF-CEI-6G SR/LR      | 4.976 – 6.375           | 4.976 – 6.375                     |
|                                        | OIF-CEI-28G VSR/SR/MR | —                       | 24 – 28.1                         |
|                                        | OIF-CEI-25G LR        | —                       | 24 – 28.1                         |
| G.709<br>G.sup56<br>G.sup43<br>G.sup58 | OTU1                  | —                       | 1.327451, 2.666                   |
|                                        | OTU2                  | —                       | 10.709, 11.049, 11.270            |
|                                        | OTU2e                 | —                       | 11.095                            |
|                                        | OTU2f                 | —                       | 11.317, 11.846, 12.639            |
| continued...                           |                       |                         |                                   |

(150) Receiver signal detection values in this table are applicable to PCIe and similar standards, such as SATA, where a clock pattern like PCIe EIEOS 500 MHz clock pattern is used.

| Specification/Clause        | Protocol            | Lane Rate (Gbps)        |                                   |
|-----------------------------|---------------------|-------------------------|-----------------------------------|
|                             |                     | E-Series Device Group B | E-Series Device Group A, D-Series |
|                             | OTU4 OTL4.4         | —                       | 4x27.952493                       |
|                             | OTU4 OTLC.4         | —                       | 4x28.076177                       |
| PCIe BASE 4.0<br>PIPE 4.4.1 | PCIe 3.0 , PCIe 4.0 | 8, 16 <sup>(151)</sup>  | 8, 16                             |
| SMPTE 259M                  | SDI SD              | 0.27                    | 0.27                              |
| SMPTE 292M                  | SDI HD              | 1.485/1.483             | 1.485/1.483                       |
| SMPTE ST 424                | SDI 3G              | 2.97/2.967              | 2.97/2.967                        |
| SMPTE ST 2081               | SDI 6G              | 5.94/5.934              | 5.94/5.934                        |
| SMPTE ST 2082               | SDI 12G             | 11.88/11.868            | 11.88/11.868                      |
| CPRI V7.0                   | CPRI                | 1.2288                  | 1.2288                            |
|                             |                     | 2.4576                  | 2.4576                            |
|                             |                     | 3.072                   | 3.072                             |
|                             |                     | 4.9152                  | 4.9152                            |
|                             |                     | 6.144                   | 6.144                             |
|                             |                     | 8.1101                  | 8.1101                            |
|                             |                     | 9.8304                  | 9.8304                            |
|                             |                     | 10.1376                 | 10.1376                           |
|                             |                     | —                       | 24.33024                          |
| JESD204B                    | JESD204B            | up to 17.16             | up to 19.66                       |
| JESD204C                    | JESD204C            | up to 17.16             | up to 28.1                        |
| DP 2.0                      | DisplayPort 1.4     | 1.62                    | 1.62                              |
|                             |                     | 2.7                     | 2.7                               |
| continued...                |                     |                         |                                   |

<sup>(151)</sup> PCIe 4.0 is supported for –4S (V<sub>CC</sub> = 0.8 V) devices only.

| Specification/Clause                           | Protocol        | Lane Rate (Gbps)        |                                        |
|------------------------------------------------|-----------------|-------------------------|----------------------------------------|
|                                                |                 | E-Series Device Group B | E-Series Device Group A, D-Series      |
|                                                | DisplayPort 2.0 | 5.4                     | 5.4                                    |
|                                                |                 | 8.1                     | 8.1                                    |
|                                                |                 | 10                      | 10                                     |
|                                                |                 | 13.5                    | 13.5                                   |
|                                                |                 | —                       | 20                                     |
| FC-PI-2                                        | Fiber Channel   | 1.0625                  | 1.0625                                 |
|                                                |                 | 2.125                   | 2.125                                  |
| FC-PI-5                                        |                 | 4.25                    | 4.25                                   |
|                                                |                 | 8.5                     | 8.5                                    |
| 10GFC                                          |                 | 10.518                  | 10.518                                 |
| FC-PI-5                                        |                 | 14.025                  | 14.025                                 |
| FC-PI-6                                        |                 | —                       | 28.05                                  |
|                                                |                 | —                       | 4x28.05                                |
| Serial ATA revision 3.5a<br>T10/BSR INCITS 519 | Sata Gen 3      | 1.5 – 6                 | 1.5 – 6                                |
|                                                | SAS             | 1.5 – 12.0              | 1.5 – 22.5                             |
| G.984                                          | GPON/EPON       | —                       | 1.244, 1.250, 2.488, 9.952, 10.313, 25 |
| OIF-CEI-6G-SR                                  | Interlaken      | 6.25                    | 6.25                                   |
| OIF-CEI-11G-SR                                 |                 | 10.3125                 | 10.3125                                |
| OIF-CEI-11G-SR+                                |                 | 12.5                    | 12.5                                   |
| OIF-28G MR (OIF-CEI 3.0)                       |                 | —                       | 25.78125                               |
| HDMI 1.4                                       | HDMI            | 3.4                     | 3.4                                    |
| HDMI 2.0                                       |                 | 6                       | 6                                      |
| HDMI 2.1                                       |                 | —                       | up to 12                               |
| SLVS-EC Specification Version 1.0              | SLVS-EC RX      | 2.376                   | 2.376                                  |

continued...



| Specification/Clause                | Protocol                       | Lane Rate (Gbps)        |                                   |
|-------------------------------------|--------------------------------|-------------------------|-----------------------------------|
|                                     |                                | E-Series Device Group B | E-Series Device Group A, D-Series |
| SLVS-EC Specification Version 2.0   |                                | 5                       | 5                                 |
| SFF-8402                            | SFP+                           | 9.95 – 11.2             | 9.95 – 11.2                       |
| SFF-8431 4.1                        |                                |                         |                                   |
| SFF-8431 Rev 4.1                    |                                |                         |                                   |
| SFF-8418                            |                                |                         |                                   |
| USB 3.1, USB 3.2                    | USB 3.1 Gen 1                  | 5                       | 5                                 |
|                                     | USB 3.2 Gen 2 <sup>(152)</sup> | —                       | 10 <sup>(152)</sup>               |
| RapidIO™ Interconnect Specification | SRIO                           | 2 – 16                  | 2 – 16                            |

## HPS Performance Specifications

This section provides hard processor system (HPS) specifications and timing.

## HPS Clock Performance

**Table 79. D-Series SoC Maximum HPS Clock Frequencies**

For specification status, see the *Data Sheet Status* table

| Performance    | V <sub>CCL_HPS</sub> (V) <sup>(153)</sup> | Cortex-A55 Core Frequency (MHz) | Cortex-A76 Core Frequency (MHz) | DSU (DynamIQ Shared Unit) Frequency (MHz) (mpu_free_clk) | L3 Frequency (MHz) (l3_main_free_clk) | DDR4/LPDDR4/DDR5/LPDDR5 Clock (MHz)                   |
|----------------|-------------------------------------------|---------------------------------|---------------------------------|----------------------------------------------------------|---------------------------------------|-------------------------------------------------------|
| –1 speed grade | SmartVID                                  | 1,500                           | 1,800                           | 1,200                                                    | 400                                   | Refer to the <i>Memory Standards Supported</i> table. |
| –2 speed grade | SmartVID                                  | 1,333                           | 1,600                           | 1,066                                                    | 400                                   |                                                       |
| –3 speed grade | SmartVID                                  | 1,250                           | 1,400                           | 933                                                      | 400                                   |                                                       |

<sup>(152)</sup> Gen 2 is supported using transceiver PMA only, with soft PIPE PCS and USB 3.2 controller in core fabric.

<sup>(153)</sup> V<sub>CCL\_HPS</sub> refers to V<sub>CCL\_HPS\_CORE0\_CORE1</sub> for HPS Cortex-A55 core 0 and core 1 power rail, V<sub>CCL\_HPS\_CORE2</sub> for HPS Cortex-A76 core 2 power rail, and V<sub>CCL\_HPS\_CORE3</sub> for HPS Cortex-A76 core 3 power rail.

**Table 80. E-Series SoC Maximum HPS Clock Frequencies**

For specification status, see the *Data Sheet Status* table

| Performance    | V <sub>CCL_HPS</sub> (V) <sup>(154)</sup> | Cortex-A55 Core Frequency (MHz) | Cortex-A76 Core Frequency (MHz) | DSU (DynamIQ Shared Unit) Frequency (MHz) (mpu_free_clk) | L3 Frequency (MHz) (l3_main_free_clk) | DDR4/LPDDR4/DDR5/LPDDR5 Clock (MHz)                   |
|----------------|-------------------------------------------|---------------------------------|---------------------------------|----------------------------------------------------------|---------------------------------------|-------------------------------------------------------|
| –1 speed grade | SmartVID                                  | 1,500                           | 1,800                           | 1,200                                                    | 400                                   | Refer to the <i>Memory Standards Supported</i> table. |
| –2 speed grade | SmartVID                                  | 1,333                           | 1,600                           | 1,066                                                    | 400                                   |                                                       |
| –3 speed grade | SmartVID                                  | 1,250                           | 1,400                           | 933                                                      | 400                                   |                                                       |
| –4 speed grade | Fixed: 0.8                                | 1,250                           | 1,400                           | 933                                                      | 400                                   |                                                       |
| –5 speed grade | Fixed: 0.78                               | 800                             | 800                             | 533                                                      | 400                                   |                                                       |
| –6 speed grade | Fixed: 0.75                               | 800                             | 800                             | 533                                                      | 400                                   |                                                       |

#### Related Information

- [HPS Power Supply Operating Conditions](#) on page 33
- [Memory Standards Supported](#) on page 90

## HPS Internal Oscillator Frequency

**Table 81. HPS Internal Oscillator Frequency**

For specification status, see the *Data Sheet Status* table

| Description                   | Min | Typ | Max | Unit |
|-------------------------------|-----|-----|-----|------|
| Internal oscillator frequency | 150 | 300 | 400 | MHz  |

<sup>(154)</sup> V<sub>CCL\_HPS</sub> refers to V<sub>CCL\_HPS\_CORE0\_CORE1</sub> for HPS Cortex-A55 core 0 and core 1 power rail, V<sub>CCL\_HPS\_CORE2</sub> for HPS Cortex-A76 core 2 power rail, and V<sub>CCL\_HPS\_CORE3</sub> for HPS Cortex-A76 core 3 power rail.

## HPS PLL Specifications

**Table 82. HPS PLL Input Requirements**

The main HPS PLL receives its clock signals from the HPS\_OSC\_CLK pin. Refer to the *Pin Connection Guidelines* of this device for information about assigning this pin.

For specification status, see the *Data Sheet Status* table

| Description            | Min | Typ | Max | Unit |
|------------------------|-----|-----|-----|------|
| Clock input range      | 25  | —   | 125 | MHz  |
| Clock input accuracy   | —   | —   | 50  | ppm  |
| Clock input duty cycle | 45  | 50  | 55  | %    |

**Table 83. HPS PLL Performance**

For specification status, see the *Data Sheet Status* table

| Description                    | Min | Max                    | Unit |
|--------------------------------|-----|------------------------|------|
| Main PLL VCO output            | —   | 4,000 <sup>(155)</sup> | MHz  |
| Peripheral PLL VCO output      | —   | 4,000 <sup>(155)</sup> | MHz  |
| h2f_user0_clk <sup>(156)</sup> | —   | 500                    | MHz  |
| h2f_user1_clk <sup>(156)</sup> | —   | 500                    | MHz  |

## HPS Cold Reset

**Table 84. HPS Cold Reset**

For specification status, see the *Data Sheet Status* table

| Symbol            | Description                                                | Min | Max | Unit |
|-------------------|------------------------------------------------------------|-----|-----|------|
| t <sub>RST0</sub> | Minimum time for HPS_COLD_nRESET asserted <sup>(157)</sup> | 3   | —   | ms   |

<sup>(155)</sup> For E-Series SoC, the maximum VCO output is 3,500 MHz for -5 and -6 speed grade.

<sup>(156)</sup> The HPS PLL provides this clock to the FPGA fabric.

## HPS SPI Timing Characteristics

**Table 85. SPI Master Timing Requirements**

You can adjust the input delay timing by programming the rx\_sample\_dly register.

For specification status, see the *Data Sheet Status* table

| Symbol                                | Description                                                              | Min                        | Typ | Max | Unit |
|---------------------------------------|--------------------------------------------------------------------------|----------------------------|-----|-----|------|
| T <sub>spi_ref_clk</sub>              | The period of the SPI internal reference clock, sourced from l4_main_clk | 2.5                        | —   | —   | ns   |
| f <sub>clk</sub>                      | SPIM_CLK clock frequency                                                 | —                          | —   | 60  | MHz  |
| T <sub>clk</sub>                      | SPIM_CLK clock period                                                    | 16.67                      | —   | —   | ns   |
| T <sub>dutycycle</sub>                | SPIM_CLK duty cycle                                                      | 45                         | 50  | 55  | %    |
| T <sub>ck_jitter</sub>                | SPIM_CLK output jitter                                                   | —                          | —   | 2   | %    |
| T <sub>dio</sub>                      | Master-out slave-in (MOSI) output skew                                   | –3                         | —   | 2   | ns   |
| T <sub>dssfrst</sub> <sup>(158)</sup> | SPI_SS_N asserted to first SPIM_CLK edge                                 | $(1.5 \times T_{clk}) - 2$ | —   | —   | ns   |
| continued...                          |                                                                          |                            |     |     |      |

<sup>(157)</sup> HPS\_COLD\_nRESET may be ignored if HPS is not running or if the device is being configured.


<sup>(158)</sup> SPI\_SS\_N behavior differs depending on Motorola SPI protocols, Texas Instruments Synchronous Serial Protocols, or National Semiconductor Microwire operational mode.

| Symbol               | Description                                                | Min                                                        | Typ | Max | Unit |
|----------------------|------------------------------------------------------------|------------------------------------------------------------|-----|-----|------|
| $T_{dsslst}^{(158)}$ | Last SPIM_CLK edge to SPI_SS_N deasserted                  | $T_{clk} - 2$                                              | —   | —   | ns   |
| $T_{su}^{(159)}$     | SPIM_MISO setup time with respect to SPIM_CLK capture edge | $5.0 - (rx\_sample\_dly \times T_{spi\_ref\_clk})^{(160)}$ | —   | —   | ns   |
| $T_h^{(159)}$        | Input hold in respect to SPIM_CLK capture edge             | $1.3 + (rx\_sample\_dly \times T_{spi\_ref\_clk})^{(160)}$ | —   | —   | ns   |

<sup>(159)</sup> The capture edge differs depending on the operational mode. For Motorola SPI, the capture edge can be the rising or falling edge depending on the `scpol` register bit; for Texas Instruments Synchronous Serial Protocols, the capture edge is the falling edge; for National Semiconductor Microwire, the capture edge is the rising edge.


<sup>(160)</sup> Valid values of `rx_sample_dly` range from 1 to 64 (units are in  $T_{spi\_ref\_clk}$  steps).

Figure 4. SPI Master Output Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Figure 5. SPI Master Input Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register


**Table 86. SPI Slave Timing Requirements**

For specification status, see the *Data Sheet Status* table

| Symbol              | Description                                                                           | Min                                | Typ | Max                                 | Unit |
|---------------------|---------------------------------------------------------------------------------------|------------------------------------|-----|-------------------------------------|------|
| $T_{spi\_ref\_clk}$ | The period of the SPI internal reference clock, sourced from <code>l4_main_clk</code> | 2.5                                | —   | —                                   | ns   |
| $f_{clk}$           | SPIM_CLK clock frequency                                                              | —                                  | —   | 33                                  | MHz  |
| $T_{clk}$           | SPIM_CLK clock period                                                                 | 30                                 | —   | —                                   | ns   |
| $T_{dutycycle}$     | SPIM_CLK duty cycle                                                                   | 45                                 | 50  | 55                                  | %    |
| $T_d$               | Master-in slave-out (MISO) output skew                                                | $(2 \times T_{spi\_ref\_clk}) + 3$ | —   | $(3 \times T_{spi\_ref\_clk}) + 11$ | ns   |
| $T_{su}$            | Master-out slave-in (MOSI) setup time                                                 | 4                                  | —   | —                                   | ns   |
| $T_h$               | Master-out slave-in (MOSI) hold time                                                  | 9                                  | —   | —                                   | ns   |
| $T_{suss}$          | SPI_SS_N asserted to first SPIM_CLK edge                                              | $T_{spi\_ref\_clk} + 4.2$          | —   | —                                   | ns   |
| $T_{hss}$           | Last SPIM_CLK edge to SPI_SS_N deasserted                                             | $T_{spi\_ref\_clk} + 4.2$          | —   | —                                   | ns   |




Figure 6. SPI Slave Output Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Figure 7. SPI Slave Input Timing Diagram



\*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

## HPS SD/eMMC Timing Characteristics

**Table 87. HPS Secure Digital (SD)/Embedded MultiMediaCard (eMMC) Timing Requirements**

Supports SD devices up to V6.1. Supports SDIO devices up to V4.1. Supports SD/eMMC devices up to V5.1.

These timings apply to SD, MMC, and eMMC cards operating at 1.8 V.

For specification status, see the *Data Sheet Status* table

| Symbol                         | Description                                             | Min                          | Typ   | Max | Unit |
|--------------------------------|---------------------------------------------------------|------------------------------|-------|-----|------|
| T <sub>sdmmc_cclk</sub>        | SD SDMMC_CCLK clock period                              | Identification mode, 400 kHz | 2,500 | —   | ns   |
|                                |                                                         | SDR12, 25 MHz                | 40    | —   | ns   |
|                                |                                                         | SDR25, 50 MHz                | 20    | —   | ns   |
|                                |                                                         | SDR50, 100 MHz               | 10    | —   | ns   |
|                                |                                                         | SDR104, <200 MHz             | 5     | —   | ns   |
|                                |                                                         | DDR50, 50 MHz                | 20    | —   | ns   |
|                                | eMMC SDMMC_CCLK clock period                            | Legacy, 25MB/s, 25 MHz       | 40    | —   | ns   |
|                                |                                                         | HS_SDR, 50MB/s, 50 MHz       | 20    | —   | ns   |
|                                |                                                         | HS_DDR, 100MB/s, 50 MHz      | 20    | —   | ns   |
|                                |                                                         | HS200, SDR, 200MB/s, 200 MHz | 5     | —   | ns   |
|                                |                                                         | HS400, DDR, 400MB/s, 200 MHz | 5     | —   | ns   |
| T <sub>dutycycle</sub>         | SDMMC_CCLK duty cycle                                   | 45                           | 50    | 55  | %    |
| T <sub>sdmmc_cclk_jitter</sub> | SDMMC_CCLK output jitter                                | —                            | —     | 2   | %    |
| T <sub>sdmmc_clk</sub>         | Internal reference clock before division by 4 (200 MHz) | 5                            | —     | —   | ns   |

None of the HPS I/Os supports 3 V mode, while SD/MMC cards must operate at 3 V at power on. eMMC devices can operate at 1.8 V at power on.


**Note:** SD cards power up at 3 V. To support SD, your design must include a level shifter between the SD card and the HPS SD/MMC interface.

**Table 88. SD Input Timing (SDR104, SDR50, SDR25, SDR12)**

For specification status, see the *Data Sheet Status* table

| Symbol          | Description                                           | Min | Typ | Max | Unit |
|-----------------|-------------------------------------------------------|-----|-----|-----|------|
| T <sub>is</sub> | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>setup (SDR104) | 1.4 | —   | —   | ns   |
|                 | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>setup (SDR50)  | 3   | —   | —   | ns   |
|                 | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>setup (SDR25)  | 6   | —   | —   | ns   |
|                 | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>setup (SDR12)  | 5   | —   | —   | ns   |
| T <sub>ih</sub> | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>hold (SDR104)  | 0.8 | —   | —   | ns   |
|                 | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>hold (SDR50)   | 0.8 | —   | —   | ns   |
|                 | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>hold (SDR25)   | 2   | —   | —   | ns   |
|                 | SDMMC_CMD/<br>SDMMC_DATA[7:0] input<br>hold (SDR12)   | 5   | —   | —   | ns   |

**Figure 8. SD Input (SDR104, SDR50, SDR25, SDR12) Timing Diagram**




**Table 89. SD Output Timing (SDR50, SDR25, SDR12)**

For specification status, see the *Data Sheet Status* table

| Symbol     | Description                                                  | Min | Typ | Max | Unit |
|------------|--------------------------------------------------------------|-----|-----|-----|------|
| $T_{odly}$ | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>delay (SDR50)        | —   | —   | 7.5 | ns   |
|            | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>delay (SDR25, SDR12) | —   | —   | 14  | ns   |
| $T_{ohld}$ | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>hold                 | 1.5 | —   | —   | ns   |

**Figure 9. SD Output (SDR50, SDR25, SDR12) Timing Diagram**




**Table 90. SD Output Timing (SDR104)**

For specification status, see the *Data Sheet Status* table

| Symbol          | Description                                                                                          | Min  | Typ | Max   | Unit |
|-----------------|------------------------------------------------------------------------------------------------------|------|-----|-------|------|
| $T_{op}$        | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>phase                                                        | 0    | —   | 10    | ns   |
| $\Delta T_{op}$ | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>delay variation due to<br>temperature change after<br>tuning | –350 | —   | 1,550 | ps   |
| $T_{odw}$       | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>hold                                                         | 3    | —   | —     | ns   |

**Figure 10. SD Output (SDR104) Timing Diagram**




**Table 91. SD Timing (DDR50)**

For specification status, see the *Data Sheet Status* table

| Symbol       | Description            | Min | Typ | Max  | Unit |
|--------------|------------------------|-----|-----|------|------|
| $T_{isu}$    | SDMMC_CMD input setup  | 6   | —   | —    | ns   |
| $T_{ih}$     | SDMMC_CMD input hold   | 0.8 | —   | —    | ns   |
| $T_{odly}$   | SDMMC_CMD output delay | —   | —   | 13.7 | ns   |
| $T_{oh}$     | SDMMC_CMD output hold  | 1.5 | —   | —    | ns   |
| continued... |                        |     |     |      |      |

| Symbol       | Description                  | Min | Typ | Max | Unit |
|--------------|------------------------------|-----|-----|-----|------|
| $T_{isu2x}$  | SDMMC_DATA[7:0] input setup  | 3   | —   | —   | ns   |
| $T_{ih2x}$   | SDMMC_DATA[7:0] input hold   | 0.8 | —   | —   | ns   |
| $T_{odly2x}$ | SDMMC_DATA[7:0] output delay | —   | —   | 7   | ns   |
| $T_{odly2x}$ | SDMMC_DATA[7:0] output hold  | 1.5 | —   | —   | ns   |

Figure 11. SD (DDR50) Timing Diagram




**Table 92. eMMC Timing (Legacy, HS\_SDR)**

For specification status, see the *Data Sheet Status* table

| Symbol            | Description                         | Min | Typ | Max  | Unit |
|-------------------|-------------------------------------|-----|-----|------|------|
| T <sub>isu</sub>  | EMMC_CMD_DATA input setup (Legacy)  | 3   | —   | —    | ns   |
|                   | EMMC_CMD_DATA input setup (HS_SDR)  | 3   | —   | —    | ns   |
| T <sub>ih</sub>   | EMMC_CMD_DATA input hold (Legacy)   | 3   | —   | —    | ns   |
|                   | EMMC_CMD_DATA input hold (HS_SDR)   | 3   | —   | —    | ns   |
| T <sub>odly</sub> | EMMC_CMD_DATA output delay (Legacy) | —   | —   | 13.7 | ns   |
|                   | EMMC_CMD_DATA output delay (HS_SDR) | —   | —   | 13.7 | ns   |
| T <sub>oh</sub>   | EMMC_CMD_DATA output hold (Legacy)  | 8.3 | —   | —    | ns   |
|                   | EMMC_CMD_DATA output hold (HS_SDR)  | 2.5 | —   | —    | ns   |



**Figure 12. eMMC (Legacy, HS\_SDR) Timing Diagram**



Data must always be sampled on the rising edge of the clock.

**Table 93. eMMC Timing (HS\_DDR)**

For specification status, see the *Data Sheet Status* table

| Symbol          | Description                                      | Min | Typ | Max | Unit |
|-----------------|--------------------------------------------------|-----|-----|-----|------|
| $T_{isu\_ddr}$  | EMMC_CMD_DATA input setup                        | 2.5 | —   | —   | ns   |
| $T_{ih\_ddr}$   | EMMC_CMD DATA_input hold                         | 2.5 | —   | —   | ns   |
| $T_{odly\_ddr}$ | EMMC_CMD_DATA output delay (max=delay, min=hold) | 1.5 | —   | 7   | ns   |

Figure 13. eMMC (HS\_DDR) Timing Diagram




Table 94. eMMC Timing (HS200)

For specification status, see the *Data Sheet Status* table

| Symbol       | Description               | Min | Typ | Max | Unit |
|--------------|---------------------------|-----|-----|-----|------|
| $T_{isu}$    | EMMC_CMD_DATA input setup | 1.4 | —   | —   | ns   |
| $T_{ih}$     | EMMC_CMD DATA_input hold  | 0.8 | —   | —   | ns   |
| continued... |                           |     |     |     |      |

| Symbol          | Description                                                                                          | Min  | Typ | Max   | Unit |
|-----------------|------------------------------------------------------------------------------------------------------|------|-----|-------|------|
| $T_{ph}$        | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>phase                                                        | 0    | —   | 10    | ns   |
| $\Delta T_{ph}$ | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>delay variation due to<br>temperature change after<br>tuning | -350 | —   | 1,550 | ps   |
| $T_{vw}$        | SDMMC_CMD/<br>SDMMC_DATA[7:0] output<br>hold                                                         | 3    | —   | —     | ns   |

Figure 14. eMMC Input (HS200) Timing Diagram




Figure 15. eMMC Output (HS200) Timing Diagram




Table 95. eMMC Timing (HS400)

For specification status, see the *Data Sheet Status* table

| Symbol          | Description                                                                                 | Min  | Typ | Max | Unit |
|-----------------|---------------------------------------------------------------------------------------------|------|-----|-----|------|
| $T_{isu\_ddr}$  | EMMC_CMD_DATA input setup                                                                   | 0.4  | —   | —   | ns   |
| $T_{ih\_ddr}$   | EMMC_CMD DATA_input hold                                                                    | 0.4  | —   | —   | ns   |
| $T_{rq}$        | SDMMC_CMD/<br>SDMMC_DATA[7:0] output phase                                                  | 0    | —   | 10  | ns   |
| $\Delta T_{rq}$ | SDMMC_CMD/<br>SDMMC_DATA[7:0] output delay variation due to temperature change after tuning | –350 | —   | 200 | ps   |
| $T_{rqh}$       | SDMMC_CMD/<br>SDMMC_DATA[7:0] output hold                                                   | 2    | —   | —   | ns   |

Figure 16. eMMC Input (HS400) Timing Diagram





Figure 17. eMMC Output (HS400) Timing Diagram




## HPS USB 2.0 Timing Characteristics

**Table 96. HPS USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements**

For specification status, see the *Data Sheet Status* table

| Symbol         | Description                                        | Min | Typ    | Max | Unit |
|----------------|----------------------------------------------------|-----|--------|-----|------|
| $F_{usb\_clk}$ | USB_CLK clock frequency                            | —   | 60     | —   | MHz  |
| $T_{usb\_clk}$ | USB_CLK clock period                               | —   | 16.667 | —   | ns   |
| $T_d$          | Clock to USB_STP/<br>USB_DATA[7:0] output<br>delay | 2   | —      | 7   | ns   |
| $T_{su}$       | Setup time for USB_DIR/<br>USB_NXT/USB_DATA[7:0]   | 4   | —      | —   | ns   |
| $T_h$          | Hold time for USB_DIR/<br>USB_NXT/USB_DATA[7:0]    | 1   | —      | —   | ns   |

**Figure 18. USB ULPI Timing Diagram**



**Note:** The USB interface supports single data rate (SDR) timing only.

**Note:** If you need to adjust the timings of certain signals, you can use the HPS registers `Pin_Mux.io0_delay` through `Pin_Mux.io47_delay` to allow software to set the delay chains in each of the dedicated I/Os. For example, to add output and input delay to the `USB_DATA3` signal (`HPS_IOA_8`), program `Pin_Mux.io7_delay.output_val_en = 1`, and `Pin_Mux.io7_delay.output_val = 15` to add approximately 1.4 ns output delay from the HPS, and program `Pin_Mux.io7_delay.input_val_en = 3`, and `Pin_Mux.io7_delay.input_val = 30` to add approximately 2.8 ns input delay into the HPS. See HPS Programmable I/O Timing Characteristics for more information.


## HPS USB 3.1 Timing Characteristics

**Table 97. HPS USB 3.1 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements**

For specification status, see the *Data Sheet Status* table

| Symbol         | Description                                        | Min | Typ    | Max | Unit |
|----------------|----------------------------------------------------|-----|--------|-----|------|
| $F_{usb\_clk}$ | USB_CLK clock frequency                            | —   | 60     | —   | MHz  |
| $T_{usb\_clk}$ | USB_CLK clock period                               | —   | 16.667 | —   | ns   |
| $T_d$          | Clock to USB_STP/<br>USB_DATA[7:0] output<br>delay | 2   | —      | 7   | ns   |
| $T_{su}$       | Setup time for USB_DIR/<br>USB_NXT/USB_DATA[7:0]   | 4   | —      | —   | ns   |
| $T_h$          | Hold time for USB_DIR/<br>USB_NXT/USB_DATA[7:0]    | 1   | —      | —   | ns   |

**Figure 19. USB ULPI Timing Diagram**



**Note:** The USB interface supports single data rate (SDR) timing only.

**Note:** If you need to adjust the timings of certain signals, you can use the HPS registers `Pin_Mux.io0_delay` through `Pin_Mux.io47_delay` to allow software to set the delay chains in each of the dedicated I/Os. For example, to add output and input delay to the `USB_DATA3` signal (`HPS_IOA_8`), program `Pin_Mux.io7_delay.output_val_en = 1`, and `Pin_Mux.io7_delay.output_val = 15` to add approximately 1.4 ns output delay from the HPS, and program `Pin_Mux.io7_delay.input_val_en = 3`, and `Pin_Mux.io7_delay.input_val = 30` to add approximately 2.8 ns input delay into the HPS. See HPS Programmable I/O Timing Characteristics for more information.

## HPS Ethernet Media Access Controller (EMAC) Timing Characteristics

**Table 98. Reduced Gigabit Media Independent Interface (RGMI) TX Timing Requirements**

For specification status, see the *Data Sheet Status* table


| Symbol                           | Description                      | Min  | Typ | Max | Unit |
|----------------------------------|----------------------------------|------|-----|-----|------|
| $T_{clk}$ (1000Base-T)           | TX_CLK clock period (125 MHz)    | —    | 8   | —   | ns   |
| $T_{clk}$ (100Base-T)            | TX_CLK clock period (25 MHz)     | —    | 40  | —   | ns   |
| $T_{clk}$ (10Base-T)             | TX_CLK clock period (2.5 MHz)    | —    | 400 | —   | ns   |
| $T_{duty\ cycle}$ (1000Base-T)   | TX_CLK duty cycle                | 45   | 50  | 55  | %    |
| $T_{duty\ cycle}$ (10/100Base-T) | TX_CLK duty cycle                | 40   | 50  | 60  | %    |
| $T_d^{(161) (162)}$              | TXD/TX_CTL to TX_CLK output skew | –0.5 | —   | 0.5 | ns   |

<sup>(161)</sup> Rise and fall times depend on the I/O standard, drive strength, and loading. Intel recommends simulating your configuration.

<sup>(162)</sup> If you connect a PHY that does not implement clock-to-data skew, you can delay TX\_CLK by 1.5–2.0 ns with the HPS I/O programmable delay, to meet the PHY's 1 ns data-to-clock skew requirement.



**Figure 20. RGMII TX Timing Diagram**



**Table 99. RGMII RX Timing Requirements**

For specification status, see the *Data Sheet Status* table

| Symbol                           | Description                      | Min | Typ | Max | Unit |
|----------------------------------|----------------------------------|-----|-----|-----|------|
| $T_{clk}$ (1000Base-T)           | RX_CLK clock period (125 MHz)    | —   | 8   | —   | ns   |
| $T_{clk}$ (100Base-T)            | RX_CLK clock period (25 MHz)     | —   | 40  | —   | ns   |
| $T_{clk}$ (10Base-T)             | RX_CLK clock period (2.5 MHz)    | —   | 400 | —   | ns   |
| $T_{duty\ cycle}$ (1000Base-T)   | RX_CLK duty cycle                | 45  | 50  | 55  | %    |
| $T_{duty\ cycle}$ (10/100Base-T) | RX_CLK duty cycle                | 40  | 50  | 60  | %    |
| $T_{su}$                         | RX_D/RX_CTL to RX_CLK setup time | 1   | —   | —   | ns   |
| $T_h^{(163)}$                    | RX_CLK to RX_D/RX_CTL hold time  | 1   | —   | —   | ns   |

<sup>(163)</sup> If you connect a PHY that does not implement clock-to-data skew, you can meet the HPS EMAC's 1 ns setup time by delaying RX\_CLK by 1.5–2 ns, using the HPS I/O programmable delay.

Figure 21. RGMII RX Timing Diagram





Table 100. Management Data Input/Output (MDIO) Timing Requirements

For specification status, see the *Data Sheet Status* table

| Symbol    | Description                   | Min | Typ | Max | Unit |
|-----------|-------------------------------|-----|-----|-----|------|
| $F_{clk}$ | MDC clock frequency           | —   | —   | 2.5 | MHz  |
| $T_{clk}$ | MDC clock period              | 400 | —   | —   | ns   |
| $T_d$     | MDC to MDIO output data delay | 10  | —   | 300 | ns   |
| $T_{su}$  | Setup time for MDIO data      | 10  | —   | —   | ns   |
| $T_h$     | Hold time for MDIO data       | 0   | —   | —   | ns   |

Figure 22. MDIO Timing Diagram



## SGMII Timing Requirements

SGMII operating mode is supported through FPGA fabric using SGMII PCS soft IP and LVDS SERDES IP. Refer to the *LVDS SERDES Specifications* section for timing specifications.

SGMII+ operating mode is supported through FPGA fabric using SGMII+ PCS soft IP and serial transceiver interface. Refer to the *Transceiver Performance Specifications* section for timing specifications.

## Related Information

- [LVDS SERDES Specifications](#) on page 79
- [GTS Transceiver Performance Specifications](#) on page 94

## HPS I<sup>2</sup>C Timing Characteristics

**Table 101. HPS I<sup>2</sup>C Timing Requirements**

For specification status, see the *Data Sheet Status* table

| Symbol                             | Description                          | Standard Mode        |     | Fast Mode            |     | Unit |
|------------------------------------|--------------------------------------|----------------------|-----|----------------------|-----|------|
|                                    |                                      | Min                  | Max | Min                  | Max |      |
| F <sub>clk</sub>                   | Serial clock (SCL) clock frequency   | —                    | 100 | —                    | 400 | KHz  |
| T <sub>clk</sub>                   | Serial clock (SCL) clock period      | 10                   | —   | 2.5                  | —   | μs   |
| T <sub>clk_jitter</sub>            | I <sup>2</sup> C clock output jitter | —                    | 2   | —                    | 2   | %    |
| T <sub>HIGH</sub> <sup>(164)</sup> | SCL high period                      | 4 <sup>(165)</sup>   | —   | 0.6 <sup>(166)</sup> | —   | μs   |
| T <sub>LOW</sub> <sup>(167)</sup>  | SCL low period                       | 4.7 <sup>(168)</sup> | —   | 1.3 <sup>(169)</sup> | —   | μs   |
| continued...                       |                                      |                      |     |                      |     |      |

<sup>(164)</sup> You can adjust T<sub>HIGH</sub> using the ic\_ss\_scl\_hcnt or ic\_fs\_scl\_hcnt register.

<sup>(165)</sup> The recommended minimum setting for ic\_ss\_scl\_hcnt is 428. Refer to the SCL\_High\_time equation in the *Hard Processor System Technical Reference Manual*.

<sup>(166)</sup> The recommended minimum setting for ic\_fs\_scl\_hcnt is 75. Refer to the SCL\_High\_time equation in the *Hard Processor System Technical Reference Manual*.

| Symbol                                                       | Description                                       | Standard Mode |                       | Fast Mode |                      | Unit |
|--------------------------------------------------------------|---------------------------------------------------|---------------|-----------------------|-----------|----------------------|------|
|                                                              |                                                   | Min           | Max                   | Min       | Max                  |      |
| T <sub>SU_DAT</sub>                                          | Setup time for serial data line (SDA) data to SCL | 0.25          | —                     | 0.1       | —                    | μs   |
| T <sub>HD_DAT</sub> <sup>(170)</sup>                         | Hold time for SCL to SDA data                     | 0             | 3.15                  | 0         | 0.6                  | μs   |
| T <sub>VD_DAT</sub> and T <sub>VD_ACK</sub> <sup>(171)</sup> | SCL to SDA output data delay                      | —             | 3.45 <sup>(172)</sup> | —         | 0.9 <sup>(173)</sup> | μs   |
| T <sub>SU_STA</sub>                                          | Setup time for a repeated start condition         | 4.7           | —                     | 0.6       | —                    | μs   |
| T <sub>HD_STA</sub>                                          | Hold time for a repeated start condition          | 4             | —                     | 0.6       | —                    | μs   |
| T <sub>SU_STO</sub>                                          | Setup time for a stop condition                   | 4             | —                     | 0.6       | —                    | μs   |
| T <sub>BUF</sub>                                             | SDA high pulse duration between STOP and START    | 4.7           | —                     | 1.3       | —                    | μs   |
| continued...                                                 |                                                   |               |                       |           |                      |      |

(167) You can adjust T<sub>LOW</sub> using the ic\_ss\_scl\_lcnt or ic\_fs\_scl\_lcnt register.

(168) The recommended minimum setting for ic\_ss\_scl\_lcnt is 464. Refer to the SCL\_Low\_time equation in the *Hard Processor System Technical Reference Manual*.

(169) The recommended minimum setting for ic\_fs\_scl\_lcnt is 163. Refer to the SCL\_Low\_time equation in the *Hard Processor System Technical Reference Manual*.

(170) T<sub>HD\_DAT</sub> is affected by the rise and fall time.

(171) T<sub>VD\_DAT</sub> and T<sub>VD\_ACK</sub> are affected by the rise and fall time, as well as the SDA hold time (set by adjusting the ic\_sda\_hold register).


(172) Use maximum SDA\_HOLD = 240 to be within the specification.

(173) Use maximum SDA\_HOLD = 60 to be within the specification.

| Symbol               | Description   | Standard Mode |       | Fast Mode |     | Unit |
|----------------------|---------------|---------------|-------|-----------|-----|------|
|                      |               | Min           | Max   | Min       | Max |      |
| $T_{scl\_r}^{(174)}$ | SCL rise time | —             | 1,000 | 20        | 300 | ns   |
| $T_{scl\_f}^{(174)}$ | SCL fall time | —             | 300   | 6.54      | 300 | ns   |
| $T_{sda\_r}^{(174)}$ | SDA rise time | —             | 1,000 | 20        | 300 | ns   |
| $T_{sda\_f}^{(174)}$ | SDA fall time | —             | 300   | 6.54      | 300 | ns   |

<sup>(174)</sup> Rise and fall time parameters vary depending on external factors such as the characteristics of the I/O driver, pull-up resistor value, and total capacitance on the transmission line.

Figure 23. I<sup>2</sup>C Timing Diagram



## HPS I<sup>3</sup>C Timing Characteristics

**Table 102. HPS I<sup>3</sup>C Timing Requirements When Communicating With I<sup>2</sup>C Legacy Devices**

For specification status, see the *Data Sheet Status* table

| Symbol                  | Description                                       | Fast Mode                              |     | Fast Mode Plus                         |     | Unit |
|-------------------------|---------------------------------------------------|----------------------------------------|-----|----------------------------------------|-----|------|
|                         |                                                   | Min                                    | Max | Min                                    | Max |      |
| f <sub>SCL</sub>        | Serial clock (SCL) clock frequency                | 0                                      | 0.4 | 0                                      | 1   | MHz  |
| T <sub>SCL</sub>        | SCL clock period                                  | 2.5                                    | —   | 1                                      | —   | μs   |
| T <sub>clk_jitter</sub> | I <sup>3</sup> C clock output jitter              | —                                      | 2   | —                                      | 2   | %    |
| T <sub>HIGH</sub>       | SCL high period                                   | 600                                    | —   | 260                                    | —   | ns   |
| T <sub>DIG_H</sub>      |                                                   | T <sub>HIGH</sub> + T <sub>scl_r</sub> | —   | T <sub>HIGH</sub> + T <sub>scl_r</sub> | —   | ns   |
| T <sub>LOW</sub>        | SCL low period                                    | 1,300                                  | —   | 500                                    | —   | ns   |
| T <sub>DIG_L</sub>      |                                                   | T <sub>LOW</sub> + T <sub>scl_r</sub>  | —   | T <sub>LOW</sub> + T <sub>scl_r</sub>  | —   | ns   |
| T <sub>SU_DAT</sub>     | Setup time for serial data line (SDA) data to SCL | 100                                    | —   | 50                                     | —   | ns   |
| T <sub>HD_DAT</sub>     | Hold time for SCL to SDA data                     | —                                      | —   | —                                      | —   | —    |
| T <sub>SU_STA</sub>     | Setup time for a repeated start condition         | 600                                    | —   | 260                                    | —   | ns   |
| T <sub>HD_STA</sub>     | Hold time for a repeated start condition          | 600                                    | —   | 260                                    | —   | ns   |
| T <sub>SU_STO</sub>     | Setup time for a stop condition                   | 600                                    | —   | 260                                    | —   | ns   |
| T <sub>BUF</sub>        | SDA high pulse duration between STOP and START    | 1.3                                    | —   | 0.5                                    | —   | μs   |
| T <sub>scl_r</sub>      | SCL rise time                                     | 20                                     | 300 | —                                      | 120 | ns   |

*continued...*

| Symbol             | Description                                               | Fast Mode                                   |     | Fast Mode Plus                              |     | Unit |
|--------------------|-----------------------------------------------------------|---------------------------------------------|-----|---------------------------------------------|-----|------|
|                    |                                                           | Min                                         | Max | Min                                         | Max |      |
| T <sub>scl_f</sub> | SCL fall time                                             | $20 \times (V_{CCIO\_HPS} / 5.5 V)^{(175)}$ | 300 | $20 \times (V_{CCIO\_HPS} / 5.5 V)^{(175)}$ | 120 | ns   |
| T <sub>sda_r</sub> | SDA rise time                                             | 20                                          | 300 | —                                           | 120 | ns   |
| T <sub>sda_f</sub> | SDA fall time                                             | $20 \times (V_{CCIO\_HPS} / 5.5 V)^{(175)}$ | 300 | $20 \times (V_{CCIO\_HPS} / 5.5 V)^{(175)}$ | 120 | ns   |
| T <sub>SPIKE</sub> | Pulse width of spikes that the spike filter must suppress | 0                                           | 50  | 0                                           | 50  | ns   |

**Table 103. HPS I<sup>3</sup>C Open Drain Timing Requirements**

For specification status, see the *Data Sheet Status* table

| Symbol                                  | Description                                       | Min                                             | Max                                 | Unit |
|-----------------------------------------|---------------------------------------------------|-------------------------------------------------|-------------------------------------|------|
| T <sub>HIGH</sub>                       | SCL high period                                   | —                                               | 41                                  | ns   |
| T <sub>DIG_H</sub>                      |                                                   | —                                               | T <sub>HIGH</sub> + T <sub>CF</sub> | ns   |
| T <sub>HIGH_INIT</sub> <sup>(176)</sup> | SCL high period (for First Broadcast Address)     | 200                                             | —                                   | ns   |
| T <sub>LOW_OD</sub>                     | SCL low period                                    | 200                                             | —                                   | ns   |
| T <sub>LOW_OD_L</sub>                   |                                                   | T <sub>LOW_ODmin</sub> + T <sub>fDA_ODmin</sub> | —                                   | ns   |
| T <sub>fDA_OD</sub>                     | SDA signal fall time                              | T <sub>CF</sub>                                 | 12                                  | ns   |
| T <sub>SU_OD</sub>                      | Setup time for serial data line (SDA) data to SCL | 3                                               | —                                   | ns   |
| T <sub>CAS</sub> <sup>(177)</sup>       | Clock after START Condition                       | 38.4 ns                                         | For ENTAS0: 1 μs                    | —    |
| continued...                            |                                                   |                                                 |                                     |      |

<sup>(175)</sup> Refer to the *HPS Power Supply Operating Conditions* section for V<sub>CCIO\_HPS</sub> values.

<sup>(176)</sup> The controller uses this timing to send the first Broadcast Address after bus initialization, in order to disable the I<sup>2</sup>C spike filter for applicable I<sup>3</sup>C target devices.

<sup>(177)</sup> Enter Activity State (ENTAS) is a Common Command Code (CCC) supported by all I<sup>3</sup>C master and slave devices.



| Symbol                 | Description                                                    | Min                      | Max                     | Unit    |
|------------------------|----------------------------------------------------------------|--------------------------|-------------------------|---------|
|                        |                                                                |                          | For ENTAS1: 100 $\mu$ s | —       |
|                        |                                                                |                          | For ENTAS2: 2 ms        | —       |
|                        |                                                                |                          | For ENTAS3: 50 ms       | —       |
| T <sub>CBP</sub>       | Clock before STOP Condition                                    | T <sub>CASmin</sub> /2   | —                       | s       |
| T <sub>MMOverlap</sub> | Current master to secondary master overlap time during handoff | T <sub>DIG_OD_Lmin</sub> | —                       | ns      |
| T <sub>AVAIL</sub>     | Bus available condition                                        | 1                        | —                       | $\mu$ s |
| T <sub>IDLE</sub>      | Bus IDLE condition                                             | 200                      | —                       | $\mu$ s |
| T <sub>MMLock</sub>    | Time interval where new master not driving SDA Low             | T <sub>AVAILmin</sub>    | —                       | $\mu$ s |

**Table 104. HPS I<sup>3</sup>C Push-Pull Timing Requirements for SDR Mode**

For specification status, see the *Data Sheet Status* table

| Symbol                   | Description                                          | Min     | Typ   | Max         | Unit |
|--------------------------|------------------------------------------------------|---------|-------|-------------|------|
| f <sub>SCL</sub>         | Serial clock (SCL) clock frequency                   | 0.01    | 12.5  | 12.9        | MHz  |
| T <sub>CLK</sub>         | SCL clock period                                     | 77.5 ns | 80 ns | 100 $\mu$ s | —    |
| T <sub>HIGH</sub>        | SCL clock high period                                | 24      | —     | —           | ns   |
| T <sub>DIG_H</sub>       |                                                      | 32      | —     | —           | ns   |
| T <sub>LOW</sub>         | SCL clock low period                                 | 24      | —     | —           | ns   |
| T <sub>DIG_L</sub>       |                                                      | 32      | —     | —           | ns   |
| T <sub>HIGH_MIXED</sub>  | SCL clock high period for mixed bus <sup>(178)</sup> | 24      | —     | —           | ns   |
| T <sub>DIG_H_MIXED</sub> |                                                      | 32      | —     | 45          | ns   |

*continued...*

<sup>(178)</sup> During I<sup>3</sup>C communication on a mixed bus, to avoid I<sup>2</sup>C controllers from interpreting I<sup>3</sup>C signaling as valid I<sup>2</sup>C signaling, the T<sub>DIG\_H</sub> period must be constrained.

| Symbol       | Description                            | Min                           | Typ | Max                                        | Unit |
|--------------|----------------------------------------|-------------------------------|-----|--------------------------------------------|------|
| $T_{SCO}$    | Clock in to data out for slave         | —                             | —   | 12                                         | ns   |
| $T_{CR}$     | SCL rise time                          | —                             | —   | $150e6 \times 1/f_{SCL}$ (capped at 60 ns) | ns   |
| $T_{CF}$     | SCL fall time                          | —                             | —   | $150e6 \times 1/f_{SCL}$ (capped at 60 ns) | ns   |
| $T_{HD\_PP}$ | Hold time for SCL to SDA data (master) | $T_{CR} + 3$ and $T_{CF} + 3$ | —   | —                                          | ns   |
|              | Hold time for SCL to SDA data (slave)  | 0                             | —   | —                                          | ns   |
| $T_{SU\_PP}$ | SDA signal data setup time             | 3                             | —   | —                                          | ns   |
| $T_{CASr}$   | Clock after repeated START (Sr)        | $T_{CASmin}$                  | —   | —                                          | ns   |
| $T_{CBSr}$   | Clock before repeated START (Sr)       | $T_{CASmin} / 2$              | —   | —                                          | ns   |
| $C_b$        | Capacitive load per bus Line (SDA/SCL) | —                             | —   | 50                                         | pF   |

Figure 24. I<sup>3</sup>C Legacy Mode Timing Diagram




Figure 25. T<sub>DIG\_H</sub> and T<sub>DIG\_L</sub>




Figure 26. I<sup>3</sup>C Start Condition Timing Diagram




Figure 27. I<sup>3</sup>C Stop Condition Timing Diagram




Figure 28. I<sup>3</sup>C Start Master Out Timing Diagram




Figure 29. I<sup>3</sup>C Slave Out Timing Diagram





Figure 30. Master SDR Timing Diagram



Related Information

[HPS Power Supply Operating Conditions](#) on page 33

HPS NAND Timing Characteristics

Table 105. HPS NAND SDR Timing Requirements

Compatible with the ONFI 1.x and 2.x specifications. Compatible with the Toggle 1.x and 2.x specifications. HPS I/O supports SDR, NV-DDR protocols up to 200 MT/s.

For specification status, see the *Data Sheet Status* table

| Symbol           | Description              | Min | Max | Unit |
|------------------|--------------------------|-----|-----|------|
| $T_{WP}^{(179)}$ | Write enable pulse width | 10  | —   | ns   |
| $T_{WH}^{(179)}$ | Write enable hold time   | 7   | —   | ns   |
| $T_{RP}^{(179)}$ | Read enable pulse width  | 10  | —   | ns   |
| continued...     |                          |     |     |      |

<sup>(179)</sup> This timing is software programmable. Refer to the *NAND Flash Controller* chapter in the *Hard Processor System Technical Reference Manual* for more information about software-programmable timing in the NAND flash controller.

| Symbol                            | Description                                     | Min | Max | Unit |
|-----------------------------------|-------------------------------------------------|-----|-----|------|
| T <sub>REH</sub> <sup>(179)</sup> | Read enable hold time                           | 7   | —   | ns   |
| T <sub>CLS</sub> <sup>(179)</sup> | Command latch enable to write enable setup time | 10  | —   | ns   |
| T <sub>CLH</sub> <sup>(179)</sup> | Command latch enable to write enable hold time  | 5   | —   | ns   |
| T <sub>CS</sub> <sup>(179)</sup>  | Chip enable to write enable setup time          | 15  | —   | ns   |
| T <sub>CH</sub> <sup>(179)</sup>  | Chip enable to write enable hold time           | 5   | —   | ns   |
| T <sub>ALS</sub> <sup>(179)</sup> | Address latch enable to write enable setup time | 10  | —   | ns   |
| T <sub>ALH</sub> <sup>(179)</sup> | Address latch enable to write enable hold time  | 5   | —   | ns   |
| T <sub>DS</sub> <sup>(179)</sup>  | Data to write enable setup time                 | 7   | —   | ns   |
| T <sub>DH</sub> <sup>(179)</sup>  | Data to write enable hold time                  | 5   | —   | ns   |
| T <sub>WB</sub> <sup>(179)</sup>  | Write enable high to R/B low                    | —   | 200 | ns   |
| T <sub>CEA</sub>                  | Chip enable to data access time                 | —   | 100 | ns   |
| T <sub>REA</sub>                  | Read enable to data access time                 | —   | 40  | ns   |
| T <sub>RHZ</sub>                  | Read enable to data high impedance              | —   | 200 | ns   |
| T <sub>RR</sub>                   | Ready to read enable low                        | 20  | —   | ns   |

Figure 31. NAND SDR Command Latch Timing Diagram






Figure 32. NAND SDR Address Latch Timing Diagram




Figure 33. NAND SDR Data Output Cycle Timing Diagram




Figure 34. NAND SDR Data Input Cycle Timing Diagram




Figure 35. NAND SDR Data Input Timing Diagram for Extended Data Output (EDO) Cycle




Figure 36. NAND SDR Read Status Timing Diagram




Figure 37. NAND SDR Read Status Enhanced Timing Diagram




Table 106. HPS NAND DDR Timing Requirements

Compatible with the ONFI 1.x and 2.x specifications. Compatible with the Toggle 1.x and 2.x specifications. HPS I/O supports SDR, NV-DDR protocols up to 200 MT/s.

For specification status, see the *Data Sheet Status* table

| Symbol     | Description                                                                             | 100 MHz (200 MT/s) |     |      |
|------------|-----------------------------------------------------------------------------------------|--------------------|-----|------|
|            |                                                                                         | Min                | Max | Unit |
| $t_{AC}$   | Access window of DQ[7:0] from CLK                                                       | 3                  | 25  | ns   |
| $t_{ADL}$  | Address cycle to data loading time                                                      | 400                | —   | ns   |
| $t_{CADf}$ | Command, address, data delay (fast) (command to command, address to address, command to | 25                 | —   | ns   |

*continued...*

| Symbol                            | Description                                                                                                                                            | 100 MHz (200 MT/s)                                     |                                   |          |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|-----------------------------------|----------|
|                                   |                                                                                                                                                        | Min                                                    | Max                               | Unit     |
|                                   | address, address to command, command/address to start of data)                                                                                         |                                                        |                                   |          |
| $t_{CADs}$                        | Command, address, data delay (slow) (command to command, address to address, command to address, address to command, command/address to start of data) | 45                                                     | —                                 | ns       |
| $t_{CAH}$                         | Command/address DQ hold time                                                                                                                           | 2                                                      | —                                 | ns       |
| $t_{CALH}$                        | W/R_n, CLE, and ALE hold time                                                                                                                          | 2                                                      | —                                 | ns       |
| $t_{CALS}$                        | W/R_n, CLE, and ALE setup time                                                                                                                         | 2                                                      | —                                 | ns       |
| $t_{CAS}$                         | Command/address DQ setup time                                                                                                                          | 2                                                      | —                                 | ns       |
| $t_{CEH}$                         | CE_n high hold time                                                                                                                                    | 20                                                     | —                                 | ns       |
| $t_{CH}$                          | CE_n hold time                                                                                                                                         | 2                                                      | —                                 | ns       |
| $t_{CK(avg)}$ or $t_{CK}^{(180)}$ | Average clock cycle time                                                                                                                               | 10                                                     | —                                 | ns       |
| $t_{CK(abs)}$                     | Absolute clock period, measured from rising edge to the next consecutive rising edge                                                                   | $t_{CK(avg)} + t_{JIT(per) \min}$                      | $t_{CK(avg)} + t_{JIT(per) \max}$ | ns       |
| $t_{CKH(abs)}^{(181)}$            | Clock cycle high                                                                                                                                       | 0.43                                                   | 0.57                              | $t_{CK}$ |
| $t_{CKL(abs)}^{(181)}$            | Clock cycle low                                                                                                                                        | 0.43                                                   | 0.57                              | $t_{CK}$ |
| $t_{CKWR}$                        | Data output end to W/R_n high                                                                                                                          | $\text{RoundUp}\{[t_{DQSCK(max)} + t_{CK}] / t_{CK}\}$ | —                                 | $t_{CK}$ |
| $t_{CS3}$                         | CE_n setup time for data input and data output after CE_n has been high for greater than 1 $\mu$ s                                                     | 75                                                     | —                                 | ns       |
| continued...                      |                                                                                                                                                        |                                                        |                                   |          |

(180)  $t_{CK(avg)}$  is the average clock period over any consecutive 200 cycles window.

(181)  $t_{CKH(abs)}$  and  $t_{CKL(abs)}$  include static offset and duty cycle jitter.

| Symbol                              | Description                                   | 100 MHz (200 MT/s)                                          |      |                                      |
|-------------------------------------|-----------------------------------------------|-------------------------------------------------------------|------|--------------------------------------|
|                                     |                                               | Min                                                         | Max  | Unit                                 |
| t <sub>CS</sub>                     | CE_n setup time                               | 15                                                          | —    | ns                                   |
| t <sub>DH</sub>                     | Data hold time                                | 0.9                                                         | —    | ns                                   |
| t <sub>DPZ</sub>                    | Data input pause setup time                   | 1.5                                                         | —    | t <sub>DSC</sub>                     |
| t <sub>DQSK</sub>                   | Access window of DQS from CLK                 | 3                                                           | 25   | ns                                   |
| t <sub>DQSD</sub>                   | W/R_n low to DQS/DQ driven by device          | 0                                                           | 18   | ns                                   |
| t <sub>DQSH</sub> <sup>(182)</sup>  | DQS input high pulse width                    | 0.4                                                         | 0.6  | t <sub>CK</sub> or t <sub>DSC4</sub> |
| t <sub>DQSHZ</sub> <sup>(183)</sup> | W/R_n high to DQS/DQ tri-state by device      | —                                                           | 20   | ns                                   |
| t <sub>DQSL</sub> <sup>(182)</sup>  | DQS input low pulse width                     | 0.4                                                         | 0.6  | t <sub>CK</sub> or t <sub>DSC4</sub> |
| t <sub>DQSQ</sub>                   | DQS-DQ skew, DQS to last DQ valid, per access | —                                                           | 0.85 | ns                                   |
| t <sub>DQSS</sub>                   | Data input to first DQS latching transition   | 0.75                                                        | 1.25 | t <sub>CK</sub>                      |
| t <sub>DS</sub>                     | Data setup time                               | 0.9                                                         | —    | ns                                   |
| t <sub>DSC</sub>                    | DQS cycle time                                | 10                                                          | —    | ns                                   |
| t <sub>DSH</sub>                    | DQS falling edge to CLK rising – hold time    | 0.2                                                         | —    | t <sub>CK</sub>                      |
| t <sub>DSS</sub>                    | DQS falling edge to CLK rising – setup time   | 0.2                                                         | —    | t <sub>CK</sub>                      |
| t <sub>DVW</sub>                    | Output data valid window                      | t <sub>DVW</sub> = t <sub>QH</sub> - t <sub>DQSQ</sub>      |      | ns                                   |
| t <sub>FEAT</sub>                   | Busy time for Set Features and Get Features   | —                                                           | 1    | μs                                   |
| t <sub>HP</sub>                     | Half-clock period                             | t <sub>HP</sub> = min(t <sub>CKL</sub> , t <sub>CKH</sub> ) |      | ns                                   |
| continued...                        |                                               |                                                             |      |                                      |

(182)  $t_{DQSL}$  and  $t_{DQSH}$  are relative to  $t_{CK}$  when CLK is running. If CLK is stopped during data input, then  $t_{DQSL}$  and  $t_{DQSH}$  are relative to  $t_{DSC}$ .

(183)  $t_{DQSHZ}$  is not referenced to a specific voltage level, but specifies when the device output is no longer driving.

| Symbol                                      | Description                                                                            | 100 MHz (200 MT/s)                                   |             |                 |
|---------------------------------------------|----------------------------------------------------------------------------------------|------------------------------------------------------|-------------|-----------------|
|                                             |                                                                                        | Min                                                  | Max         | Unit            |
| t <sub>ITC</sub>                            | Interface and Timing Mode Change time                                                  | —                                                    | 1           | μs              |
| t <sub>JIT(per)</sub>                       | The deviation of a given t <sub>CK(abs)</sub> from t <sub>CK(avg)</sub>                | −0.5                                                 | 0.5         | ns              |
| t <sub>QH</sub>                             | DQ-DQS hold, DQS to first DQ to go non-valid, per access                               | t <sub>QH</sub> = t <sub>HP</sub> − t <sub>QHS</sub> |             | ns              |
| t <sub>QHS</sub>                            | Data hold skew factor                                                                  | —                                                    | 1           | ns              |
| t <sub>RHW</sub>                            | Data output cycle to command, address, or data input cycle                             | 100                                                  | —           | ns              |
| t <sub>RR</sub>                             | Ready to data output cycle (data only)                                                 | 20                                                   | —           | ns              |
| t <sub>RST</sub> (raw NAND)                 | Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n | —                                                    | 15/30/500   | μs              |
| t <sub>RST</sub> (EZ NAND) <sup>(184)</sup> | Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n | —                                                    | 150/150/500 | μs              |
| t <sub>WB</sub>                             | (WE_n high or CLK rising edge) to SR[6] low                                            | —                                                    | 100         | ns              |
| t <sub>WHR</sub>                            | Command, address, or data input cycle to data output cycle                             | 80                                                   | —           | ns              |
| t <sub>WPRE</sub>                           | DQS write preamble                                                                     | 1.5                                                  | —           | t <sub>CK</sub> |
| t <sub>WPST</sub>                           | DQS write postamble                                                                    | 1.5                                                  | —           | t <sub>CK</sub> |
| t <sub>WRCK</sub>                           | W/R_n low to data output cycle                                                         | 20                                                   | —           | ns              |
| t <sub>WW</sub>                             | WP_n transition to command cycle                                                       | 100                                                  | —           | ns              |

(184) If the reset is invoked using a Reset (FFh) command then the EZ NAND device has 250 ms to complete the reset operation regardless of the timing mode. If the reset is invoked using Synchronous Reset (FCh) or a Reset LUN (FAh) command then the values are as shown.



Figure 38. NAND DDR Command Cycle Timing Diagram




Figure 39. NAND DDR Address Cycle Timing Diagram




Figure 40. NAND DDR Data Input Cycle Timing Diagram




Figure 41. NAND DDR Data Input Cycle Timing Diagram (CLK Stopped)




Figure 42. NAND DDR Data Input Cycle Timing Diagram (CLK Stopped with Data Pause)




Figure 43. NAND DDR Data Output Cycle Timing Diagram




Figure 44. NAND DDR W/R\_n Timing Diagram





Figure 45. NAND DDR Read Status Including tWHR and tCAD Timing Diagram



## HPS Trace Timing Characteristics

Table 107. Trace Timing Requirements

To increase the trace bandwidth, Intel recommends routing the trace interface to the FPGA in the HPS Platform Designer component. The FPGA trace interface offers a 64-bit single data rate path that can be converted to double data rate to minimize FPGA I/O usage.

Depending on the trace module that you connect to the HPS trace interface, you may need to include board termination to achieve the maximum sampling speed possible. Refer to your trace module data sheet for termination recommendations.

Most trace modules implement programmable clock and data skew to improve trace data timing margins. Alternatively, you can change the clock-to-data timing relationship with the HPS programmable I/O delay.


For specification status, see the *Data Sheet Status* table

| Symbol    | Description           | Min | Typ | Max | Unit |
|-----------|-----------------------|-----|-----|-----|------|
| $F_{clk}$ | Trace clock frequency | —   | —   | 200 | MHz  |
| $T_{clk}$ | Trace clock period    | 5   | —   | —   | ns   |

continued...

| Symbol            | Description                           | Min  | Typ | Max | Unit |
|-------------------|---------------------------------------|------|-----|-----|------|
| $T_{clk\_jitter}$ | Trace clock output jitter             | —    | —   | 2   | %    |
| $T_{dutycycle}$   | Trace clock maximum duty cycle        | 45   | 50  | 55  | %    |
| $T_d$             | $T_{clk}$ to D0–D15 output data delay | –0.5 | —   | 1.3 | ns   |

Figure 46. Trace Timing Diagram



## HPS GPIO Interface

The general-purpose I/O (GPIO) interface has debounce circuitry included to remove signal glitches. The debounce clock frequency ranges from 125 Hz to 32 kHz. The minimum pulse width is 1 debounce clock cycle and the minimum detectable GPIO pulse width is 62.5  $\mu$ s (at 32 kHz).

If the external signal is driven into the GPIO for less than one clock cycle, the external signal is filtered. If the external signal is between one and two clock cycles, the external signal may or may not be filtered depending on the phase of the signal. If the external signal is more than two clock cycles, the external signal is not filtered.

The GPIO modules provided in the HPS include optional debounce capabilities. The external signal can be debounced to remove any spurious glitches that are less than one period of the external debouncing clock, `gpio_db_clk`.


## HPS JTAG Timing Characteristics

**Table 108. HPS JTAG Timing Requirements**

For specification status, see the *Data Sheet Status* table

| Symbol           | Description                              | Min | Typ | Max   | Unit |
|------------------|------------------------------------------|-----|-----|-------|------|
| $F_{JCP}$        | TCK clock frequency                      | —   | —   | 33.33 | MHz  |
| $t_{JCP}$        | TCK clock period                         | 30  | —   | —     | ns   |
| $t_{JCH}$        | TCK clock high time                      | 20  | —   | —     | ns   |
| $t_{JCL}$        | TCK clock low time                       | 20  | —   | —     | ns   |
| $t_{JPSU}$ (TDI) | TDI JTAG port setup time                 | 5   | —   | —     | ns   |
| $t_{JPSU}$ (TMS) | TMS JTAG port setup time                 | 5   | —   | —     | ns   |
| $t_{JPH}$        | JTAG port hold time                      | 0.5 | —   | —     | ns   |
| $t_{JPCO}$       | JTAG port clock to output                | 0   | —   | 8     | ns   |
| $t_{JPZX}$       | JTAG port high impedance to valid output | —   | —   | 10    | ns   |
| $t_{JPXZ}$       | JTAG port valid output to high impedance | —   | —   | 10    | ns   |

**Figure 47. HPS JTAG Timing Diagram**





## HPS Programmable I/O Timing Characteristics

**Table 109. HPS Programmable I/O Delay (Output Path)**

For specification status, see the *Data Sheet Status* table

| Name              | output_val_en | output_val | Description                                     | Min | Typ | Max | Unit |
|-------------------|---------------|------------|-------------------------------------------------|-----|-----|-----|------|
| ZERO_CHAIN_DELAY  | 0             | 0          | Intrinsic I/O delay. Bypasses the delay chain   | —   | 0   | —   | ps   |
| CHAIN_DELAY       | 1             | 0          | Intrinsic I/O delay + Minimum + 0 × Chain Delay | —   | 0   | —   | ps   |
| ONE_CHAIN_DELAY   | 1             | 1          | Intrinsic I/O delay + Minimum + 1 × Chain Delay | —   | 208 | —   | ps   |
| TWO_CHAIN_DELAY   | 1             | 2          | Intrinsic I/O delay + Minimum + 2 × Chain Delay | —   | 353 | —   | ps   |
| THREE_CHAIN_DELAY | 1             | 3          | Intrinsic I/O delay + Minimum + 3 × Chain Delay | —   | 413 | —   | ps   |
| FOUR_CHAIN_DELAY  | 1             | 4          | Intrinsic I/O delay + Minimum + 4 × Chain Delay | —   | 524 | —   | ps   |
| FIVE_CHAIN_DELAY  | 1             | 5          | Intrinsic I/O delay + Minimum + 5 × Chain Delay | —   | 623 | —   | ps   |
| SIX_CHAIN_DELAY   | 1             | 6          | Intrinsic I/O delay + Minimum + 6 × Chain Delay | —   | 744 | —   | ps   |
| SEVEN_CHAIN_DELAY | 1             | 7          | Intrinsic I/O delay + Minimum + 7 × Chain Delay | —   | 878 | —   | ps   |
| EIGHT_CHAIN_DELAY | 1             | 8          | Intrinsic I/O delay + Minimum + 8 × Chain Delay | —   | 977 | —   | ps   |
| continued...      |               |            |                                                 |     |     |     |      |

| Name                  | output_val_en | output_val | Description                                      | Min | Typ   | Max | Unit |
|-----------------------|---------------|------------|--------------------------------------------------|-----|-------|-----|------|
| NINE_CHAIN_DELAY      | 1             | 9          | Intrinsic I/O delay + Minimum + 9 × Chain Delay  | —   | 1,067 | —   | ps   |
| TEN_CHAIN_DELAY       | 1             | 10         | Intrinsic I/O delay + Minimum + 10 × Chain Delay | —   | 1,170 | —   | ps   |
| ELEVEN_CHAIN_DELAY    | 1             | 11         | Intrinsic I/O delay + Minimum + 11 × Chain Delay | —   | 1,309 | —   | ps   |
| TWELVE_CHAIN_DELAY    | 1             | 12         | Intrinsic I/O delay + Minimum + 12 × Chain Delay | —   | 1,366 | —   | ps   |
| THIRTEEN_CHAIN_DELAY  | 1             | 13         | Intrinsic I/O delay + Minimum + 13 × Chain Delay | —   | 1,499 | —   | ps   |
| FOURTEEN_CHAIN_DELAY  | 1             | 14         | Intrinsic I/O delay + Minimum + 14 × Chain Delay | —   | 1,604 | —   | ps   |
| FIFTEEN_CHAIN_DELAY   | 1             | 15         | Intrinsic I/O delay + Minimum + 15 × Chain Delay | —   | 1,760 | —   | ps   |
| —                     | 1             | [16:30]    | INVALID                                          | —   | —     | —   | —    |
| —                     | 2             | —          | INVALID                                          | —   | —     | —   | —    |
| —                     | 3             | [0:15]     | INVALID                                          | —   | —     | —   | —    |
| SIXTEEN_CHAIN_DELAY   | 3             | 16         | Intrinsic I/O delay + Minimum + 16 × Chain Delay | —   | 1,994 | —   | ps   |
| SEVENTEEN_CHAIN_DELAY | 3             | 17         | Intrinsic I/O delay + Minimum + 17 × Chain Delay | —   | 2,038 | —   | ps   |
| EIGHTEEN_CHAIN_DELAY  | 3             | 18         | Intrinsic I/O delay + Minimum + 18 × Chain Delay | —   | 2,169 | —   | ps   |
| continued...          |               |            |                                                  |     |       |     |      |

| Name                    | output_val_en | output_val | Description                                      | Min | Typ   | Max | Unit |
|-------------------------|---------------|------------|--------------------------------------------------|-----|-------|-----|------|
| NINETEEN_CHAIN_DELAY    | 3             | 19         | Intrinsic I/O delay + Minimum + 19 × Chain Delay | —   | 2,260 | —   | ps   |
| TWENTY_CHAIN_DELAY      | 3             | 20         | Intrinsic I/O delay + Minimum + 20 × Chain Delay | —   | 2,433 | —   | ps   |
| TWENTYONE_CHAIN_DELAY   | 3             | 21         | Intrinsic I/O delay + Minimum + 21 × Chain Delay | —   | 2,476 | —   | ps   |
| TWENTYTWO_CHAIN_DELAY   | 3             | 22         | Intrinsic I/O delay + Minimum + 22 × Chain Delay | —   | 2,645 | —   | ps   |
| TWENTYTHREE_CHAIN_DELAY | 3             | 23         | Intrinsic I/O delay + Minimum + 23 × Chain Delay | —   | 2,684 | —   | ps   |
| TWENTYFOUR_CHAIN_DELAY  | 3             | 24         | Intrinsic I/O delay + Minimum + 24 × Chain Delay | —   | 2,858 | —   | ps   |
| TWENTYFIVE_CHAIN_DELAY  | 3             | 25         | Intrinsic I/O delay + Minimum + 25 × Chain Delay | —   | 2,907 | —   | ps   |
| TWENTYSIX_CHAIN_DELAY   | 3             | 26         | Intrinsic I/O delay + Minimum + 26 × Chain Delay | —   | 3,054 | —   | ps   |
| TWENTYSEVEN_CHAIN_DELAY | 3             | 27         | Intrinsic I/O delay + Minimum + 27 × Chain Delay | —   | 3,123 | —   | ps   |
| TWENTYEIGHT_CHAIN_DELAY | 3             | 28         | Intrinsic I/O delay + Minimum + 28 × Chain Delay | —   | 3,259 | —   | ps   |
| TWENTYNINE_CHAIN_DELAY  | 3             | 29         | Intrinsic I/O delay + Minimum + 29 × Chain Delay | —   | 3,301 | —   | ps   |
| THIRTY_CHAIN_DELAY      | 3             | 30         | Intrinsic I/O delay + Minimum + 30 × Chain Delay | —   | 3,488 | —   | ps   |

**Table 110. HPS Programmable I/O Delay (Input Path)**

For specification status, see the *Data Sheet Status* table

| Name              | input_val_en | input_val | Description                                        | Min | Typ   | Max | Unit |
|-------------------|--------------|-----------|----------------------------------------------------|-----|-------|-----|------|
| ZERO_CHAIN_DELAY  | 0            | 0         | Intrinsic I/O delay.<br>Bypasses the delay chain   | —   | 0     | —   | ps   |
| CHAIN_DELAY       | 1            | 0         | Intrinsic I/O delay<br>+ Minimum + 0 × Chain Delay | —   | 0     | —   | ps   |
| ONE_CHAIN_DELAY   | 1            | 1         | Intrinsic I/O delay<br>+ Minimum + 1 × Chain Delay | —   | 208   | —   | ps   |
| TWO_CHAIN_DELAY   | 1            | 2         | Intrinsic I/O delay<br>+ Minimum + 2 × Chain Delay | —   | 353   | —   | ps   |
| THREE_CHAIN_DELAY | 1            | 3         | Intrinsic I/O delay<br>+ Minimum + 3 × Chain Delay | —   | 413   | —   | ps   |
| FOUR_CHAIN_DELAY  | 1            | 4         | Intrinsic I/O delay<br>+ Minimum + 4 × Chain Delay | —   | 524   | —   | ps   |
| FIVE_CHAIN_DELAY  | 1            | 5         | Intrinsic I/O delay<br>+ Minimum + 5 × Chain Delay | —   | 623   | —   | ps   |
| SIX_CHAIN_DELAY   | 1            | 6         | Intrinsic I/O delay<br>+ Minimum + 6 × Chain Delay | —   | 744   | —   | ps   |
| SEVEN_CHAIN_DELAY | 1            | 7         | Intrinsic I/O delay<br>+ Minimum + 7 × Chain Delay | —   | 878   | —   | ps   |
| EIGHT_CHAIN_DELAY | 1            | 8         | Intrinsic I/O delay<br>+ Minimum + 8 × Chain Delay | —   | 977   | —   | ps   |
| NINE_CHAIN_DELAY  | 1            | 9         | Intrinsic I/O delay<br>+ Minimum + 9 × Chain Delay | —   | 1,067 | —   | ps   |
| continued...      |              |           |                                                    |     |       |     |      |

| Name                  | input_val_en | input_val | Description                                      | Min | Typ   | Max | Unit |
|-----------------------|--------------|-----------|--------------------------------------------------|-----|-------|-----|------|
| TEN_CHAIN_DELAY       | 1            | 10        | Intrinsic I/O delay + Minimum + 10 × Chain Delay | —   | 1,170 | —   | ps   |
| ELEVEN_CHAIN_DELAY    | 1            | 11        | Intrinsic I/O delay + Minimum + 11 × Chain Delay | —   | 1,309 | —   | ps   |
| TWELVE_CHAIN_DELAY    | 1            | 12        | Intrinsic I/O delay + Minimum + 12 × Chain Delay | —   | 1,366 | —   | ps   |
| THIRTEEN_CHAIN_DELAY  | 1            | 13        | Intrinsic I/O delay + Minimum + 13 × Chain Delay | —   | 1,499 | —   | ps   |
| FOURTEEN_CHAIN_DELAY  | 1            | 14        | Intrinsic I/O delay + Minimum + 14 × Chain Delay | —   | 1,604 | —   | ps   |
| FIFTEEN_CHAIN_DELAY   | 1            | 15        | Intrinsic I/O delay + Minimum + 15 × Chain Delay | —   | 1,760 | —   | ps   |
| —                     | 1            | [16:30]   | INVALID                                          | —   | —     | —   | —    |
| —                     | 2            | —         | INVALID                                          | —   | —     | —   | —    |
| —                     | 3            | [0:15]    | INVALID                                          | —   | —     | —   | —    |
| SIXTEEN_CHAIN_DELAY   | 3            | 16        | Intrinsic I/O delay + Minimum + 16 × Chain Delay | —   | 1,994 | —   | ps   |
| SEVENTEEN_CHAIN_DELAY | 3            | 17        | Intrinsic I/O delay + Minimum + 17 × Chain Delay | —   | 2,038 | —   | ps   |
| EIGHTEEN_CHAIN_DELAY  | 3            | 18        | Intrinsic I/O delay + Minimum + 18 × Chain Delay | —   | 2,169 | —   | ps   |
| NINETEEN_CHAIN_DELAY  | 3            | 19        | Intrinsic I/O delay + Minimum + 19 × Chain Delay | —   | 2,260 | —   | ps   |
| continued...          |              |           |                                                  |     |       |     |      |

| Name                    | input_val_en | input_val | Description                                      | Min | Typ   | Max | Unit |
|-------------------------|--------------|-----------|--------------------------------------------------|-----|-------|-----|------|
| TWENTY_CHAIN_DELAY      | 3            | 20        | Intrinsic I/O delay + Minimum + 20 × Chain Delay | —   | 2,433 | —   | ps   |
| TWENTYONE_CHAIN_DELAY   | 3            | 21        | Intrinsic I/O delay + Minimum + 21 × Chain Delay | —   | 2,476 | —   | ps   |
| TWENTYTWO_CHAIN_DELAY   | 3            | 22        | Intrinsic I/O delay + Minimum + 22 × Chain Delay | —   | 2,645 | —   | ps   |
| TWENTYTHREE_CHAIN_DELAY | 3            | 23        | Intrinsic I/O delay + Minimum + 23 × Chain Delay | —   | 2,684 | —   | ps   |
| TWENTYFOUR_CHAIN_DELAY  | 3            | 24        | Intrinsic I/O delay + Minimum + 24 × Chain Delay | —   | 2,858 | —   | ps   |
| TWENTYFIVE_CHAIN_DELAY  | 3            | 25        | Intrinsic I/O delay + Minimum + 25 × Chain Delay | —   | 2,907 | —   | ps   |
| TWENTYSIX_CHAIN_DELAY   | 3            | 26        | Intrinsic I/O delay + Minimum + 26 × Chain Delay | —   | 3,054 | —   | ps   |
| TWENTYSEVEN_CHAIN_DELAY | 3            | 27        | Intrinsic I/O delay + Minimum + 27 × Chain Delay | —   | 3,123 | —   | ps   |
| TWENTYEIGHT_CHAIN_DELAY | 3            | 28        | Intrinsic I/O delay + Minimum + 28 × Chain Delay | —   | 3,259 | —   | ps   |
| TWENTYNINE_CHAIN_DELAY  | 3            | 29        | Intrinsic I/O delay + Minimum + 29 × Chain Delay | —   | 3,301 | —   | ps   |
| THIRTY_CHAIN_DELAY      | 3            | 30        | Intrinsic I/O delay + Minimum + 30 × Chain Delay | —   | 3,488 | —   | ps   |

You can program the number of delay steps by adjusting the I/O Delay register (io0\_delay through io47\_delay for I/Os 0 through 47).

## Configuration Specifications

### General Configuration Timing Specifications

**Table 111. General Configuration Timing Specifications**


For specification status, see the *Data Sheet Status* table

| Symbol                                | Description                                                                               | Requirement |     | Unit |
|---------------------------------------|-------------------------------------------------------------------------------------------|-------------|-----|------|
|                                       |                                                                                           | Min         | Max |      |
| t <sub>CF12ST1</sub>                  | nCONFIG high to nSTATUS high                                                              | —           | 20  | ms   |
| t <sub>CF02ST0</sub> <sup>(185)</sup> | nCONFIG low to nSTATUS low                                                                | —           | 400 | ms   |
| t <sub>ST0</sub>                      | nSTATUS low pulse during configuration error                                              | 0.5         | 10  | ms   |
| t <sub>CD2UM</sub> <sup>(186)</sup>   | CONF_DONE high to user mode                                                               | —           | 5   | ms   |
| t <sub>ST12CF0</sub>                  | Minimum time to drive nCONFIG from high to low after nSTATUS transitions from low to high | 0           | —   | ms   |
| t <sub>ST02CF1</sub>                  | Minimum time to drive nCONFIG from low to high after nSTATUS transitions from high to low | 0           | —   | ms   |

<sup>(185)</sup> You need to drive nCONFIG low pulse by referring to maximum value if nSTATUS cannot be monitored by host.

<sup>(186)</sup> This specification is the initialization time that indicates the time from CONF\_DONE signal goes high to INIT\_DONE signal goes high.

Figure 48. General Configuration Timing Diagram



POR Specifications

Power-on reset (POR) delay is defined as the delay between the last power rail monitored by the POR circuitry from Group 2B to reach the minimum operating condition voltage to the time your device is ready to begin configuration.

Table 112. POR Delay Specifications

For specification status, see the *Data Sheet Status* table

| POR Delay                           | Minimum | Maximum | Unit |
|-------------------------------------|---------|---------|------|
| AS (Normal mode), AVST ×8, AVST ×16 | 11.5    | 20.2    | ms   |
| AS (Fast mode)                      | 1.5     | 7.6     | ms   |



## External Configuration Clock Source Requirements

**Table 113. External Configuration Clock Source (OSC\_CLK\_1) Clock Input Requirements**

For specification status, see the *Data Sheet Status* table

| Description                                      | External Clock Source            | Min        | Typ | Max | Unit |
|--------------------------------------------------|----------------------------------|------------|-----|-----|------|
| Clock input frequency <sup>(187)</sup>           | Powered by V <sub>CCIO_SDM</sub> | 25/100/125 |     |     | MHz  |
| Clock input peak-to-peak period jitter tolerance |                                  | —          | —   | 2   | %    |
| Clock input duty cycle                           |                                  | 45         | 50  | 55  | %    |

## JTAG Configuration Timing

**Table 114. JTAG Timing Parameters and Values**

For specification status, see the *Data Sheet Status* table


| Symbol                                   | Description              | Requirement |         | Unit |
|------------------------------------------|--------------------------|-------------|---------|------|
|                                          |                          | Minimum     | Maximum |      |
| t <sub>JCP</sub>                         | TCK clock period         | 30          | —       | ns   |
| t <sub>JCH</sub>                         | TCK clock high time      | 14          | —       | ns   |
| t <sub>JCL</sub>                         | TCK clock low time       | 14          | —       | ns   |
| t <sub>JPSU (TDI)</sub> <sup>(188)</sup> | TDI JTAG port setup time | 2           | —       | ns   |
| t <sub>JPSU (TMS)</sub> <sup>(188)</sup> | TMS JTAG port setup time | 3           | —       | ns   |
| t <sub>JPH</sub> <sup>(188)</sup>        | JTAG port hold time      | 5           | —       | ns   |
| continued...                             |                          |             |         |      |

<sup>(187)</sup> The acceptable clock frequencies are 25 MHz, 100 MHz, and 125 MHz only. You must match the external configuration clock frequency on the OSC\_CLK\_1 pin to the configuration clock source assignment in the Intel Quartus Prime software. Other frequencies in the range are not supported.

<sup>(188)</sup> For boundary-scan testing, the TMS and TDI JTAG ports minimum setup time and hold time are 7 ns.

| Symbol     | Description                              | Requirement |                    | Unit |
|------------|------------------------------------------|-------------|--------------------|------|
|            |                                          | Minimum     | Maximum            |      |
| $t_{JPCO}$ | JTAG port clock to output                | —           | 7 <sup>(189)</sup> | ns   |
| $t_{JPZX}$ | JTAG port high impedance to valid output | —           | 14                 | ns   |
| $t_{JPXZ}$ | JTAG port valid output to high impedance | —           | 14                 | ns   |

Figure 49. JTAG Timing Diagram



AS Configuration Timing

Table 115. AS Timing Parameters

Intel recommends performing trace length matching for nCS0 and AS\_DATA pins to AS\_CLK to minimize the skew.  
For specification status, see the *Data Sheet Status* table

| Symbol            | Description         | Minimum | Typical | Maximum | Unit |
|-------------------|---------------------|---------|---------|---------|------|
| $T_{clk}^{(190)}$ | AS_CLK clock period | —       | 6.02    | —       | ns   |
| $T_{duty\ cycle}$ | AS_CLK duty cycle   | 45      | 50      | 55      | %    |
| continued...      |                     |         |         |         |      |


(189) Capacitance loading at 10 pF.

| Symbol                                                              | Description                                    | Minimum              | Typical | Maximum | Unit |
|---------------------------------------------------------------------|------------------------------------------------|----------------------|---------|---------|------|
| $T_{dcslrst}$                                                       | AS_nCS0[3:0] asserted to first AS_CLK edge     | 8.5 <sup>(191)</sup> | —       | —       | ns   |
| $T_{dcslst}$                                                        | Last AS_CLK edge to AS_nCS0[3:0] deasserted    | 6.8 <sup>(191)</sup> | —       | —       | ns   |
| $T_{do}$ <sup>(192)</sup>                                           | AS_DATA[3:0] output delay                      | -0.6                 | —       | 0.6     | ns   |
| $T_{ext\_delay}$ <sup>(193)</sup> <sup>(194)</sup> <sup>(195)</sup> | Total external propagation delay on AS signals | —                    | —       | 13.5    | ns   |
| continued...                                                        |                                                |                      |         |         |      |

- (190) AS\_CLK  $f_{MAX}$  has dependency on the maximum board loading. For AS single device configuration or AS using multiple serial flash devices configuration, use the equations in  $T_{do}$  and  $T_{ext\_delay}$  notes to ensure your board has sufficient timing margin to meet flash setup/hold time specifications and AS timing specifications in this data sheet. For AS using multiple serial flash devices, refer to the *Configuration User Guide* for the recommended AS\_CLK frequency and maximum board loading.
- (191) AS operating at maximum clock frequency = 166 MHz. The delay is larger when operating at AS clock frequency lower than 166 MHz.
- (192) Load capacitance for DCLK = 10 pF and AS\_DATA = 18 pF. Intel recommends obtaining the  $T_{do}$  for a given link (including receiver, transmission lines, connectors, termination resistors, and other components) through IBIS or HSPIC simulation. To analyze flash setup time,
- $T_{su} = T_{clk}/2 - T_{do(max)} + T_{bd\_clk} - T_{bd\_data(max)}$
  - $T_{ho} = T_{clk}/2 + T_{do(min)} - T_{bd\_clk} + T_{bd\_data(min)}$
- (193)  $T_{ext\_delay} = T_{bd\_clk} + T_{co} + T_{bd\_data} + T_{add}$
- $T_{bd\_clk}$ : Propagation delay for AS\_CLK between FPGA and flash device.
  - $T_{co}$ : Output hold time and clock low to output valid of flash device. This delay must be used to ensure  $T_{ext\_delay}$  is within the minimum and maximum specification values.
  - $T_{bd\_data}$ : Propagation delay for AS\_DATA bus between FPGA and flash device.
  - $T_{add}$ : Propagation delay for active/passive components on AS\_DATA interfaces.
- (194)  $T_{ext\_delay}$  specification is based on AS\_CLK = 166 MHz. The value can be larger at lower AS\_CLK frequency.
- (195) Meeting  $T_{ext\_delay}$  timing specifications indicates that the AS\_DATA setup/hold timing is met.


| Symbol                  | Description                                                                  | Minimum                                                                                                                                  | Typical | Maximum | Unit |
|-------------------------|------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|------|
| $T_{dcsb2b}$            | Minimum delay of slave select deassertion between two back-to-back transfers | 62                                                                                                                                       | —       | —       | ns   |
| Skew (AS_CLK – AS_nCS0) | Maximum skew tolerance between nCS0 and AS_CLK                               | $T_{su\_ncso} - T_{dcsfrs} < \text{Skew (AS\_CLK – AS\_nCS0)} < \text{AS\_CLK}/2 + T_{dcslst} - T_{ho\_ncso}$ <sup>(196)</sup>           |         |         | ns   |
| Skew (AS_CLK – AS_DATA) | Maximum skew tolerance between AS_CLK and AS_DATA                            | $-\text{AS\_CLK}/2 + T_{do(max)} + T_{su} < \text{Skew (AS\_CLK – AS\_DATA)} < \text{AS\_CLK}/2 + T_{do(min)} - T_{ho}$ <sup>(196)</sup> |         |         | ns   |

Figure 50. AS Configuration Serial Output Timing Diagram



- (196)
- $T_{su}$  = Data setup time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
  - $T_{ho}$  = Data hold time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
  - $T_{do}$  = AS\_DATA[3:0] output delay. Refer to the specification in this table.
  - AS\_CLK = AS\_CLK clock period.
  - $T_{su\_ncso}$  = Chip select setup time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
  - $T_{ho\_ncso}$  = Chip select hold time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
  - $T_{dcsfrs}$  = AS\_nCS0[3:0] asserted to first AS\_CLK edge. Refer to the specification in this table.
  - $T_{dcslst}$  = Last AS\_CLK edge to AS\_nCS0[3:0] deasserted. Refer to the specification in this table.

**Figure 51. AS Configuration Serial Input Timing Diagram**



## Avalon Streaming Configuration Timing


**Table 116. Avalon Streaming Timing Parameters for x8 and x16 Configurations**

For specification status, see the *Data Sheet Status* table

| Symbol                    | Description                                          | Minimum | Unit |
|---------------------------|------------------------------------------------------|---------|------|
| $t_{\text{ACLKH}}$        | AVST_CLK high time                                   | 3.6     | ns   |
| $t_{\text{ACLKL}}$        | AVST_CLK low time                                    | 3.6     | ns   |
| $t_{\text{ACLKP}}$        | AVST_CLK period                                      | 8       | ns   |
| $t_{\text{ADSU}}^{(197)}$ | AVST_DATA setup time before rising edge of AVST_CLK  | 2.1     | ns   |
| $t_{\text{ADH}}^{(197)}$  | AVST_DATA hold time after rising edge of AVST_CLK    | 0.1     | ns   |
| $t_{\text{AVSU}}$         | AVST_VALID setup time before rising edge of AVST_CLK | 2.1     | ns   |
| $t_{\text{AVDH}}$         | AVST_VALID hold time after rising edge of AVST_CLK   | 0       | ns   |

(197) Data sampled by the FPGA (sink) at the next rising clock edge.

Figure 52. Avalon Streaming Configuration Timing Diagram



## Configuration Bit Stream Sizes

Table 117. Configuration Bit Stream Sizes

Configuration bit stream sizes shown in this table are based on worst-case scenarios. The sizes are typically substantially smaller because of the use of the Intel bit stream compression. The Intel bit stream compression efficiency has dependency on your design complexity.

128 Mb quad SPI flash size is adequate to store the periphery image.

For specification status, see the *Data Sheet Status* table

| Variant                   | Compressed Configuration Bit Stream Size (Mbits) |
|---------------------------|--------------------------------------------------|
| A5E 005, A5E 007          | 38                                               |
| A5E 008, A5E 013          | 62                                               |
| A5E 043, A5E 052, A5E 065 | 193                                              |
| A5D 051, A5D 064          | 255                                              |

## I/O Timing

I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer.

The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

## Programmable IOE Delay

**Table 118. Programmable IOE Delay Specifications**




For specification status, see the *Data Sheet Status* table

| Parameter                                             | Maximum Offset | Minimum Offset | Fast Model | Slow Model |            |            |            |            |                        | Unit |
|-------------------------------------------------------|----------------|----------------|------------|------------|------------|------------|------------|------------|------------------------|------|
|                                                       |                |                |            | -E1V, -I1V | -E2V, -I2V | -E3V, -I3V | -E4S, -I4S | -E5S, -I5S | -E6S, -I6S, -E6X, -I6X |      |
| Input Delay Chain (INPUT_DELAY_CHAIN)                 | 63             | 0              | 1.798      | 2.965      | 3.449      | 4.495      | 4.479      | 4.906      | 6.304                  | ns   |
| Output Delay Chain (OUTPUT_DELAY_CHAIN)               | 15             | 0              | 0.435      | 0.743      | 0.84       | 1.109      | 1.1        | 1.204      | 1.554                  | ns   |
| Output Enable Delay Chain (OUTPUT_ENABLE_DELAY_CHAIN) | 15             | 0              | 0.436      | 0.743      | 0.842      | 1.108      | 1.099      | 1.204      | 1.553                  | ns   |

## Glossary

**Table 119. Glossary**

| Term                       | Definition               |
|----------------------------|--------------------------|
| Differential I/O Standards | Receiver Input Waveforms |
| continued...               |                          |

| Term                       | Definition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                            | <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{IH}</math><br/>Negative Channel (n) = <math>V_{IL}</math><br/>Ground</p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0\text{ V}</math></p> <p><b>Transmitter Output Waveforms</b></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math><br/>Negative Channel (n) = <math>V_{OL}</math><br/>Ground</p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0\text{ V}</math></p> |
| $f_{HSCLK}$                | I/O PLL input clock frequency.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| $f_{HSDR}$                 | LVDS SERDES block—maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/T_{UI}$ ), non-DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| $f_{HSDRDPA}$              | LVDS SERDES block—maximum/minimum LVDS data transfer rate ( $f_{HSDRDPA} = 1/T_{UI}$ ), DPA.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| J (SERDES factor)          | LVDS SERDES block—deserialization factor (width of parallel data bus).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| JTAG Timing Specifications | JTAG Timing Specifications:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| continued...               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |



| Term                                         | Definition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|----------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| $R_L$                                        | Receiver differential input discrete resistor (external to the device).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Sampling window (SW)                         | <p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Single-ended voltage referenced I/O standard | <p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.</p> <p>Single-Ended Voltage Referenced I/O Standard</p> |

*continued...*

| Term                           | Definition                                                                                                                                                                                                                                                              |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                |                                                                                                                                                                                                                                                                         |
| $t_c$                          | High-speed receiver/transmitter input and output clock period.                                                                                                                                                                                                          |
| TCCS (channel-to-channel-skew) | The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table). |
| $t_{DUTY}$                     | LVDS SERDES block—duty cycle on high-speed transmitter output clock.                                                                                                                                                                                                    |
| $t_{FALL}$                     | Signal high-to-low transition time (80–20%).                                                                                                                                                                                                                            |
| $t_{INCCJ}$                    | Cycle-to-cycle jitter tolerance on the PLL clock input.                                                                                                                                                                                                                 |
| $t_{OUTPJ\_IO}$                | Period jitter on the GPIO driven by a PLL.                                                                                                                                                                                                                              |
| $t_{OUTPJ\_DC}$                | Period jitter on the dedicated clock output driven by a PLL.                                                                                                                                                                                                            |
| $t_{RISE}$                     | Signal low-to-high transition time (20–80%).                                                                                                                                                                                                                            |
| Timing Unit Interval (TUI)     | The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w$ ).                                                                                               |
| $V_{CM(DC)}$                   | DC Common mode input voltage.                                                                                                                                                                                                                                           |
| $V_{ICM}$                      | Input Common mode voltage—the common mode of the differential signal at the receiver.                                                                                                                                                                                   |
| $V_{ICM(DC)}$                  | $V_{CM(DC)}$ DC Common mode input voltage.                                                                                                                                                                                                                              |
| $V_{ID}$                       | Input differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.                                                                                                            |
| $V_{DIF(AC)}$                  | AC differential input voltage—minimum AC input differential voltage required for switching.                                                                                                                                                                             |
| $V_{DIF(DC)}$                  | DC differential input voltage—minimum DC input differential voltage required for switching.                                                                                                                                                                             |
| continued...                   |                                                                                                                                                                                                                                                                         |

| Term         | Definition                                                                                                                                                            |
|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{IH}$     | Voltage input high—the minimum positive voltage applied to the input which is accepted by the device as a logic high.                                                 |
| $V_{IH(AC)}$ | High-level AC input voltage.                                                                                                                                          |
| $V_{IH(DC)}$ | High-level DC input voltage.                                                                                                                                          |
| $V_{IL}$     | Voltage input low—the maximum positive voltage applied to the input which is accepted by the device as a logic low.                                                   |
| $V_{IL(AC)}$ | Low-level AC input voltage.                                                                                                                                           |
| $V_{IL(DC)}$ | Low-level DC input voltage.                                                                                                                                           |
| $V_{OCM}$    | Output Common mode voltage—the common mode of the differential signal at the transmitter.                                                                             |
| $V_{OD}$     | Output differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter. |
| $V_{SWING}$  | Differential input voltage.                                                                                                                                           |
| $V_{OX}$     | Output differential cross point voltage.                                                                                                                              |
| $V_{IX(AC)}$ | $V_{IX}$ Input differential cross point voltage.                                                                                                                      |
| W            | LVDS SERDES block—Clock Boost Factor.                                                                                                                                 |

## Document Revision History for the Agilex 5 FPGAs and SoCs Device Data Sheet

| Document Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2025.08.11       | <ul style="list-style-type: none"> <li>Updated the minimum <math>V_{IL}</math> and maximum <math>V_{IH}</math> specifications for 2.5 V LVCMOS, 2.5 V LVTTL, 3.3 V LVCMOS, and 3.3 V LVTTL IO standards in the <i>HVIO Single-Ended I/O Standards Specifications</i> table.</li> <li>Added description to the <i>System PLL Reference Clock (Using HVIO) Specifications</i> table.</li> <li>Added Input clock or external feedback clock input duty cycle (<math>t_{EINDUTY}</math>) parameter in the <i>I/O PLL Specifications</i> table.</li> <li>Updated the specifications for TCK clock frequency (<math>F_{JCP}</math>) and TCK clock period (<math>t_{JCP}</math>) in the <i>HPS JTAG Timing Requirements</i> table.</li> <li>Updated the specifications in the <i>Programmable IOE Delay Specifications</i> table.</li> <li>Revised the <i>HPS and SDM DC Characteristics</i> and <i>HPS and SDM I/O Standard Specifications</i>, organizing them into individual sections: <ul style="list-style-type: none"> <li>— <i>HPS I/O DC Characteristics</i></li> <li>— <i>SDM I/O DC Characteristics</i></li> <li>— <i>HPS I/O Standard Specifications</i></li> <li>— <i>SDM I/O Standard Specifications</i></li> </ul> </li> </ul> |

continued...

| Document Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                  | <ul style="list-style-type: none"> <li>Updated the maximum specifications for Clock Frequency <math>f_{HCLK\_in}</math>(input clock frequency) SLVS400 I/O Standards in the <i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i> and <i>E-Series Device Group B FPGAs LVDS SERDES Specifications</i> tables.</li> <li>Updated the conditions of Tri-stated pin to <math>V_O</math> in the <i>HVIO Pin Leakage Current</i> table.</li> <li>Added footnote about receiver compliance to the <math>V_{OH}</math> in the <i>D-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications</i> and <i>E-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications</i> tables.</li> <li>Added POD12 and POD11 parameters for GPIO and PHYLLITE modes in the <i>HSIO Single-Ended SSTL, HSTL, HSUL, POD, and LVSTL I/O Reference Voltage Specifications</i> table.</li> <li>Added LVSTL700 <math>V_{REF}</math> specifications in the <i>HSIO Single-Ended SSTL, HSTL, HSUL, POD, and LVSTL I/O Reference Voltage Specifications</i> table.</li> <li>Added footnote about POD EMIF Interface to refer to eye mask estimator guidelines in the <i>HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications</i> and <i>HSIO Differential POD I/O Standards Specifications</i> tables.</li> <li>Added notes to the True Differential Signaling-1.3 V (LVDS compatible Transmitter and Receiver) specifications in the <i>HSIO Differential I/O Standards Specifications</i> table.</li> <li>Removed mentions of SLVS in the <i>HSIO OCT Calibration Accuracy Specification</i> table.</li> <li>Added SLVS400 I/O standard to the <i>HSIO OCT Without Calibration Resistance Tolerance Specification</i> table.</li> <li>Updated the description about overshooting values when using True Differential Signaling I/O standard at <math>V_{CCIO\_PIO}</math> at 1.3 V in the <i>Maximum Allowed Overshoot and Undershoot Voltage</i> section.</li> <li>Updated the HDMI 2.1 specifications lane rate in the <i>Electrical Compliance List</i> table.</li> <li>Added OIF-CEI-28G VSR/SR/MR and OIF-CEI-25G protocols to the CEI 4.0 Specification in the <i>Electrical Compliance List</i> table.</li> <li>Updated the footnotes about powering up <math>V_{CCBAT}</math> in the <i>Absolute Maximum Ratings</i> and <i>Recommended Operating Conditions</i> tables.</li> </ul> |
| 2025.04.07       | <ul style="list-style-type: none"> <li>Updated the footnote and removed LP mode (HS) label for M20K block in the <i>D-Series FPGAs Memory Block Performance Specifications (M20K Block)</i> and <i>E-Series FPGAs Memory Block Performance Specifications (M20K Block)</i> tables.</li> <li>Updated the transmitter <math>t_{x\_jitter}</math> and <math>T_{CCS}</math> specifications in the <i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i> and <i>E-Series Device Group B FPGAs LVDS SERDES Specifications</i> tables.</li> <li>Updated <math>V_{OD}(V)</math> to <math>V_{OD}(DC)(V)</math> in the <i>D-Series FPGAs MIPI D-PHY High-Speed I/O Standards Specifications</i> and <i>E-Series FPGAs MIPI D-PHY High-Speed I/O Standards Specifications</i> tables.</li> <li>Removed QDR-IV XP memory standard in the <i>D-Series FPGAs Memory Standards Supported</i> table.</li> <li>Updated the configuration bit stream sizes for A5E005 and A5E007 variants in the <i>Configuration Bit Stream Sizes</i> table.</li> <li>Updated specifications for the <i>HPS and SDM I/O Pin Leakage Current</i> table.</li> <li>Removed Max and Typ specifications for the <i>HPS and SDM I/O Hysteresis Specifications for Schmitt Trigger Input</i> table.</li> <li>Added notes to the <i>HSIO Single-Ended LVSTL I/O Standards Specifications</i> and <i>HSIO Differential LVSTL I/O Standards Specifications</i> tables.</li> <li>Added footnote for AC input voltage <math>V_i</math> (AC) in the <i>Maximum Allowed Overshoot During Transitions for 1.8 V, 2.5V and 3.3 V in HVIO Bank</i> table.</li> <li>Added note about voltage sensor accuracy specifications in the <i>Voltage Sensor Specifications</i> table.</li> <li>Added SPIM_CLK frequency in the <i>SPI Master Timing Requirements</i> and <i>SPI Slave Timing Requirements</i> tables.</li> <li>Added USB_CLK clock frequency in the following tables: <ul style="list-style-type: none"> <li><i>HPS USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements</i></li> <li><i>HPS USB 3.1 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements</i></li> </ul> </li> <li>Added Serial Clock (SCL) frequency in the <i>HPS I<sup>2</sup>C Timing Requirements</i> table.</li> </ul>                                                                |

continued...

| Document Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                  | <ul style="list-style-type: none"> <li>Added Trace clock frequency and updated clock period in the <i>Trace Timing Requirements</i> table.</li> <li>Added TCK clock frequency in the <i>HPS JTAG Timing Requirements</i> table.</li> <li>Updated specifications in the <i>HPS Programmable I/O Delay (Output Path)</i> and <i>HPS Programmable I/O Delay (Input Path)</i> tables.</li> <li>Added footnote for <math>V_{CO}</math> in the -5 and -6 speed grade in the <i>HPS PLL Performance</i> table.</li> <li>Added MDC clock frequency in the <i>Management Data Input/Output (MDIO) Timing Requirements</i> table.</li> <li>Updated SCL clock period (<math>T_{CLK}</math>) specifications in the <i>HPS I<sup>3</sup>C Push-Pull Timing Requirements for SDR mode</i> table.</li> <li>Added SCL high period (for First Broadcast Address) specification in the <i>HPS I<sup>3</sup>C Open Drain Timing Requirements</i> table.</li> <li>Updated the description of <math>V_{CCH\_SDM}</math> in the <i>Recommended Operating Conditions</i> and <i>Absolute Maximum Ratings</i> tables.</li> </ul>                                                                                                                                                                                                                                                                                                                      |
| 2025.01.23       | <ul style="list-style-type: none"> <li>Updated the 9x9 and 27x27 specifications in the <i>D-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks</i> and <i>E-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks</i> tables.</li> <li>Updated Internal VREF specifications for LVSTL700, LVSTL105 and LVSTL11 I/O standards in the <i>HSIO Single-Ended SSTL, HSTL, HSUL, POD, and LVSTL I/O Reference Voltage Specifications</i> table.</li> <li>Updated the maximum data rate for True Differential Signaling I/O standards – <math>f_{HSDR}</math> (data rate) when using LVDS SERDES factor J=1 and J=2 in the <i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i> and <i>E-Series Device Group B FPGAs LVDS SERDES Specifications</i> tables.</li> <li>Added the configuration bit stream sizes for A5D 051 and A5D 064 variants in <i>Configuration Bit Stream Sizes</i> table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 2024.11.25       | <ul style="list-style-type: none"> <li>Updated the minimum value of <math>T_{ext\_delay}</math> symbol in the <i>AS Timing Parameters</i> table.</li> <li>Update the maximum data rate for LVDS SERDES Receiver specifications in the <i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i> and <i>D-Series and E-Series Device Group B FPGAs LVDS SERDES Specifications</i> tables.</li> <li>Minor update on the description in the <i>HVIO Hysteresis Specifications for Schmitt Trigger Input</i> table.</li> <li>Updated the maximum frequency of DDR4 SDRAM Memory Standards in the <i>D-Series FPGAs Memory Standards Supported</i> and <i>E-Series Device Group B FPGAs Memory Standards Supported</i> tables.</li> <li>Minor update in the footnote for the <i>Voltage Sensor Specifications</i> table.</li> <li>Updated the <math>f_{HSDR}</math> data rate (without DPA) in SERDES factor J = 4 and 8 specifications in the <i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i> and <i>D-Series and E-Series Device Group B FPGAs LVDS SERDES Specifications</i> tables.</li> <li>Updated the clause used to IEEE 802.3by for 25GAUI-C2C/C2M in the <i>Electrical Compliance List</i> table.</li> <li>Updated the Hold time for USB_DIR/USB_NXT/USB_DATA[7:0] (<math>T_H</math>) specifications in the <i>HPS USB UPLI Timing Characteristics</i> table.</li> </ul> |
| 2024.08.05       | <ul style="list-style-type: none"> <li>Added note on 100 ohm for <math>V_{CCIO\_PIO}</math> in <i>HSIO OCT Without Calibration Resistance Tolerance Specifications</i> table.</li> <li>Updated the minimum timing parameters for <math>t_{ADSU}</math> and <math>t_{AVSU}</math> symbols in <i>Avalon Streaming Timing Parameters for x8 and x16 Configurations</i> table.</li> <li>Updated the specifications in <i>HVIO I/O Pin Leakage Current</i> table.</li> <li>Updated the specifications in <i>HVIO Internal Weak Pull-Up and Pull Down Resistor Value</i> table.</li> <li>Updated the specifications in <i>D-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications</i> and <i>E-Series FPGAs MIPI D-PHY Low-Power I/O Standards Specifications</i> tables.</li> <li>Updated the specifications in the -E6S, -I6S, -E6X and -I6X speed grade in <i>Programmable IOE Delay Specifications</i> table.</li> <li>Updated the LPDDR5 SDRAM Memory Standard parameters in <i>E-Series Device Group B FPGAs Memory Standards Supported</i> table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                        |
| continued...     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

| Document Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                  | <ul style="list-style-type: none"> <li>Added footnote for Receiver DPA mode with J-factor 4 and 8 for all speed grade at maximum corner data rates in the following tables: <ul style="list-style-type: none"> <li><i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i></li> <li><i>E-Series Device Group B FPGAs LVDS SERDES Specifications</i></li> </ul> </li> <li>Updated the Typical values in the <i>HPS Programmable I/O Delay (Output Path)</i> and <i>HPS Programmable I/O Delay (Input Path)</i> tables.</li> <li>Updated <math>t_{INCC}</math> specifications to <math>\pm 750</math> ps in <i>I/O PLL Specifications</i> table.</li> <li>Added CML and HSCL as the supported I/O standards in <i>GTS Transceiver and System PLL Reference Clock Input Specifications</i> table.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 2024.04.01       | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 2023.08.11       | <ul style="list-style-type: none"> <li>Updated the <i>D-Series FPGAs Absolute Maximum Ratings</i> table. <ul style="list-style-type: none"> <li>Updated the symbol from <math>V_{CCLHPS\_ADC\_SDM}</math> to <math>V_{CCL\_ADC\_SDM}</math> and updated description.</li> <li>Added <math>V_{CCIO\_PIO}</math> specifications for <math>V_{CCIO\_PIO} = 1.0</math> V.</li> <li>Updated <math>V_I</math> specifications and footnote.</li> <li>Updated <math>I_{OUT}</math> specifications and added footnote.</li> </ul> </li> <li>Updated the <i>E-Series FPGAs Absolute Maximum Ratings</i> table. <ul style="list-style-type: none"> <li>Updated -6L to -6X speed grade.</li> <li>Updated the symbol from <math>V_{CCLHPS\_ADC\_SDM}</math> to <math>V_{CCL\_ADC\_SDM}</math> and updated description.</li> <li>Added <math>V_{CCIO\_PIO}</math> specifications for <math>V_{CCIO\_PIO} = 1.0</math> V.</li> <li>Updated <math>V_I</math> specifications and footnote.</li> <li>Updated <math>I_{OUT}</math> specifications and added footnote.</li> </ul> </li> <li>Updated the description in the <i>Maximum Allowed Overshoot and Undershoot Voltage</i> section and added the following tables: <ul style="list-style-type: none"> <li><i>Maximum Allowed Overshoot During Transitions for 1.0 V I/O in HSIO Bank</i></li> <li><i>Maximum Allowed Overshoot During Transitions for 1.3 V I/O in HSIO Bank</i></li> </ul> </li> <li>Updated the <i>D-Series FPGAs Recommended Operating Conditions</i> table. <ul style="list-style-type: none"> <li>Updated <math>V_{CCIO\_PIO\_SDM}</math> specifications.</li> <li>Updated the symbol from <math>V_{CCLHPS\_ADC\_SDM}</math> to <math>V_{CCL\_ADC\_SDM}</math> and updated description.</li> <li>Updated <math>V_{CCIO\_PIO}</math> specifications and footnote.</li> <li>Updated <math>V_I</math> specifications and footnote.</li> <li>Added <math>V_O</math> specifications for <math>V_{CCIO\_PIO} = 1.0</math> V.</li> <li>Updated <math>t_{RAMP}</math> footnote.</li> </ul> </li> </ul> |

continued...

| Document Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                  | <ul style="list-style-type: none"> <li>Updated the <i>E-Series FPGAs Recommended Operating Conditions</i> table. <ul style="list-style-type: none"> <li>Updated –6L to –6X speed grade.</li> <li>Updated <math>V_{CCH\_SDM}</math>, <math>V_{CCIO\_PIO\_SDM}</math>, and <math>V_{CC\_IO\_SDM}</math> specifications.</li> <li>Updated the symbol from <math>V_{CCLHPS\_ADC\_SDM}</math> to <math>V_{CCL\_ADC\_SDM}</math> and updated description.</li> <li>Updated <math>V_{CCIO\_PIO}</math> specifications and footnote.</li> <li>Updated <math>V_I</math> specifications and footnote.</li> <li>Added <math>V_O</math> specifications for <math>V_{CCIO\_PIO} = 1.0</math> V.</li> <li>Updated <math>t_{RAMP}</math> footnote.</li> </ul> </li> <li>Added footnote to maximum value column in the <i>D-Series FPGAs GTS Transceiver Power Supply Operating Conditions</i> table.</li> <li>Updated the <i>E-Series FPGAs GTS Transceiver Power Supply Operating Conditions</i> table. <ul style="list-style-type: none"> <li>Added footnote to maximum value column.</li> <li>Updated –6L to –6X speed grade.</li> </ul> </li> <li>Updated the <i>HSIO OCT Calibration Accuracy Specifications</i> table. <ul style="list-style-type: none"> <li>Removed 50-<math>\Omega</math> <math>R_S</math> specification.</li> <li>Added footnote to <math>R_S</math> and <math>R_T</math>.</li> <li>Removed DPHY11 I/O standards support.</li> </ul> </li> <li>Updated the <i>HSIO OCT Without Calibration Resistance Tolerance Specifications</i> table. <ul style="list-style-type: none"> <li>Added 34-<math>\Omega</math> and 40-<math>\Omega</math> <math>R_S</math> specifications for 1.0 V LVCMOS and 1.3 V LVCMOS I/O standards.</li> <li>Added footnote to <math>R_S</math> and <math>R_T</math>.</li> </ul> </li> <li>Added specifications for <math>V_{CCIO\_PIO} = 1.0 \pm 5\%</math> and <math>V_{CCIO\_PIO} = 1.3 \pm 5\%</math> in the <i>HSIO Internal Weak Pull-Up Resistor</i> table.</li> <li>Updated <math>I_I</math> and <math>I_{OZ}</math> specifications for <math>V_I = 0</math> V to <math>V_{CCIO\_HVIO} = 2.5</math> V in the <i>HVIO I/O Pin Leakage Current</i> table.</li> <li>Updated <math>C_{IO}</math> specification in the <i>HVIO Pin Capacitance</i> table.</li> <li>Updated <math>V_{HYS}</math> specification for <math>V_{CCIO\_HVIO} = 3.3</math> V in the <i>HVIO Hysteresis Specifications for Schmitt Trigger Input</i> table.</li> <li>Added specifications for 1.0 V LVCMOS and 1.3 V LVCMOS I/O standards in the <i>HSIO Single-Ended I/O Standards Specifications</i> table.</li> <li>Updated POD11 and POD12 specifications in the <i>HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications</i> table.</li> <li>Updated LVSTL11, LVSTL105, and LVSTL700 specifications in the <i>HSIO Single-Ended LVSTL I/O Standards Specifications</i> table.</li> <li>Added footnote to SSTL-12, HSTL-12, and HSUL-12 in the <i>HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications</i> table.</li> <li>Updated POD11 and POD12 specifications in the <i>HSIO Differential POD I/O Standards Specifications</i> table.</li> <li>Updated LVSTL11, LVSTL105, and LVSTL700 specifications in the <i>HSIO Differential LVSTL I/O Standards Specifications</i> table.</li> <li>Updated <math>f_{IN}</math> specifications in the <i>D-Series FPGAs I/O PLL Specifications</i> table.</li> <li>Updated the <i>E-Series FPGAs I/O PLL Specifications</i> table. <ul style="list-style-type: none"> <li>Updated <math>f_{IN}</math> specifications.</li> <li>Updated –6L to –6X speed grade.</li> </ul> </li> <li>Updated Fixed-point complex multiplication mode to Fixed-point 18 x 19 complex multiplication mode in the <i>D-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks</i> table.</li> <li>Updated –6L to –6X speed grade in the <i>E-Series FPGAs DSP Block Performance Specifications for Single DSP Block</i> table.</li> </ul> |

continued...

| Document Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                  | <ul style="list-style-type: none"> <li>Updated the <i>E-Series FPGAs DSP Block Performance Specifications for Multiple DSP Blocks</i> table. <ul style="list-style-type: none"> <li>Updated –6L to –6X speed grade.</li> <li>Updated Fixed-point complex multiplication mode to Fixed-point 18 x 19 complex multiplication mode.</li> </ul> </li> <li>Updated –6L to –6X speed grade in the <i>E-Series FPGAs Memory Block Performance Specifications</i> table.</li> <li>Updated the <i>Voltage Sensor Specifications</i> table. <ul style="list-style-type: none"> <li>Added external reference voltage specifications.</li> <li>Updated footnote to voltage sensor accuracy, <math>V_{in}</math>.</li> </ul> </li> <li>Split the <i>LVDS SERDES Specifications</i> table into the following tables and updated specifications: <ul style="list-style-type: none"> <li><i>D-Series and E-Series Device Group A FPGAs LVDS SERDES Specifications</i></li> <li><i>E-Series Device Group B FPGAs LVDS SERDES Specifications</i></li> </ul> </li> <li>Removed <math>T_{PP-JITTER-TOLERANCE}</math> specifications in the <i>System PLL Reference Clock (Using HVIO) Specifications</i> table.</li> <li>Updated the <i>Electrical Compliance List</i> table. <ul style="list-style-type: none"> <li>Updated specification for IEEE 802.3by 111/110 and CPRI V7.0.</li> <li>Added footnote to PCIe BASE 4.0 / PIPE 4.4.1 specification.</li> <li>Updated specification/clause and protocol for USB.</li> </ul> </li> <li>Removed the following RMII content: <ul style="list-style-type: none"> <li><i>Reduced Media Independent Interface (RMII) Clock Timing Requirements</i> table</li> <li><i>RMII TX Timing Requirements</i> table</li> <li><i>RMII TX Timing Diagram</i></li> <li><i>RMII RX Timing Requirements</i> table</li> <li><i>RMII RX Timing Diagram</i></li> </ul> </li> <li>Removed ONFI 3.x, INFI 4.x, NV-DDR2, and NV-DDR3 in the table description of the following tables: <ul style="list-style-type: none"> <li><i>HPS NAND SDR Timing Requirements</i></li> <li><i>HPS NAND DDR Timing Requirements</i></li> </ul> </li> <li>Updated <math>t_{JCP}</math>, <math>t_{JCH}</math>, <math>t_{JCL}</math>, <math>t_{JPSU}</math> (TMS), <math>t_{JPH}</math>, <math>t_{JPCO}</math>, <math>t_{JPZX}</math>, and <math>t_{JPXZ}</math> specifications in the <i>JTAG Timing Parameters and Values</i> table.</li> <li>Updated <math>t_{ACLKH}</math>, <math>t_{ACLKL}</math>, <math>t_{ACLKP}</math>, <math>t_{ADSU}</math>, <math>t_{ADH}</math>, and <math>t_{AVSU}</math> specifications in the <i>Avalon Streaming Timing Parameters for x8 and x16 Configurations</i> table.</li> <li>Updated the <i>Programmable IOE Delay Specifications</i> table. <ul style="list-style-type: none"> <li>Added specifications for Output Enable Delay Chain (OUTPUT_EENABLE_DELAY_CHAIN).</li> <li>Updated –6L to –6X speed grade.</li> </ul> </li> </ul> |
| 2023.03.27       | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |