

Agilex[™] 3 FPGAs and SoCs Device Data Sheet

Contents

Agilex™ 3 FPGAs and SoCs Device Data Sheet.....	3
Electrical Characteristics.....	4
Operating Conditions.....	4
Switching Characteristics.....	42
Core Performance Specifications.....	42
Periphery Performance Specifications.....	50
GTS Transceiver Performance Specifications.....	57
HPS Performance Specifications.....	66
Configuration Specifications.....	127
General Configuration Timing Specifications.....	127
POR Specifications.....	128
External Configuration Clock Source Requirements.....	129
JTAG Configuration Timing.....	129
AS Configuration Timing.....	130
Avalon Streaming Configuration Timing.....	133
Configuration Bit Stream Sizes.....	134
I/O Timing.....	134
Programmable IOE Delay.....	135
Glossary.....	135
Document Revision History for the Agilex 3 FPGAs and SoCs Device Data Sheet.....	139

Agilex™ 3 FPGAs and SoCs Device Data Sheet

This data sheet describes the electrical characteristics, switching characteristics, configuration specifications, and timing.

Until the data sheet status for a device reaches Final, the specifications are subject to change at any time and at Altera's discretion.

Table 1. Data Sheet Status for Agilex™ 3 FPGAs and SoCs

Devices	Specification	Package	Status
A3C 100/135	W,Y,Z	M16A	Preliminary
A3C 100/135	Y,Z	B18A	Preliminary

The following descriptors designate the status level currently applicable to the relevant variant:

- Advance: These are target specifications based on simulation.
- Preliminary: These specifications are based on simulation, early validation, and/or early characterization data.
- Final: These are production specifications based on silicon validation and/or characterization.

Table 2. Device Grades, Core Speed Grades, and Power Options Supported

For specification status, see the *Data Sheet Status* table

Series	Temperature Grade	Speed Grade and Power Option Supported
C	Extended / Industrial	–6S (fastest)
		–7S

The suffix after the speed grade denotes the power options offered.

- S—standard power (fixed voltage)

Electrical Characteristics

Operating Conditions

The devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the devices, you must consider the operating requirements described in this section.

Absolute Maximum Ratings

This section defines the maximum operating conditions. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 3. Agilex™ 3 FPGAs Absolute Maximum Ratings

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CC}	Core voltage supply	Fixed voltage: –6S	–0.5	1.043	V
		Fixed voltage: –7S	–0.5	1.004	V
V _{CCP}	Periphery supply voltage for the I/O banks	Fixed voltage: –6S	–0.5	1.043	V
		Fixed voltage: –7S	–0.5	1.004	V
V _{CCH_SDM}	SDM block transceiver supply voltage sense	Without Transceiver: –6S	–0.5	1.043	V
		Without Transceiver: –7S	–0.5	1.004	V
		With Transceiver	–0.5	1.332	V
V _{CCPT}	Power supply for I/O, DTS, SDM, and system PLL	—	–0.5	2.08	V
V _{CCRCORE}	Power supply for programmable power technology	—	–0.5	1.64	V

continued...

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CCIO_PIO_SDM}	SDM block I/O supply voltage sense of bank 3A	1.2 V	−0.5	1.6	V
V _{CC_IO_SDM}	I/O digital supply voltage sense in SDM block	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
V _{CCIO_SDM}	SDM block configuration pins power supply	—	−0.5	2.08	V
V _{CCL_ADC_SDM}	Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
V _{CCL_SDM}	SDM digital power supply	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
V _{CC_HSSI_L1}	Transceiver, system PLL, and hard IP digital power supply	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
V _{CCPLLDIG_SDM}	SDM block PLL digital power supply	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
V _{CCPLL_SDM}	SDM block PLL analog power supply	—	−0.5	2.08	V
V _{CCFUSEWR_SDM}	Fuse block writing power supply	—	−0.5	2.08	V
V _{CCADC}	ADC voltage sensor power supply	—	−0.5	2.08	V
V _{CCL_HPS}	HPS DSU voltage and periphery circuitry power supply	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
V _{CCL_HPS_CORE0_CORE1}	HPS A55 cores power rail	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
V _{CCPLLDIG1_HPS}	HPS PLL1 digital power supply	Fixed voltage: −6S	−0.5	1.043	V
		Fixed voltage: −7S	−0.5	1.004	V
continued...					

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CCPLLDIG2_HPS}	HPS PLL2 digital power supply	Fixed voltage: –6S	–0.5	1.043	V
		Fixed voltage: –7S	–0.5	1.004	V
V _{CCPLL1_HPS}	HPS PLL1 analog power supply	—	–0.5	2.08	V
V _{CCPLL2_HPS}	HPS PLL2 analog power supply	—	–0.5	2.08	V
V _{CCIO_HPS}	HPS I/O buffers power supply	—	–0.5	2.08	V
V _{CCEHT_GTS1A}	Transceiver PMA, TX PLL, transceiver reference clock, and global reference clock high-voltage analog power supply	—	–0.5	2.08	V
V _{CCERT_GTS1A}	Transceiver PMA, transceiver reference clock, and global reference clock low-voltage analog power supply	—	–0.5	1.34	V
V _{CCIO_PIO}	HSIO bank power supply	V _{CCIO_PIO} = 1.0 V	–0.5	1.365	V
		V _{CCIO_PIO} = 1.05 V	–0.5	1.43	V
		V _{CCIO_PIO} = 1.1 V	–0.5	1.5	V
		V _{CCIO_PIO} = 1.2 V	–0.5	1.64	V
		V _{CCIO_PIO} = 1.3 V	–0.5	1.74	V
V _{CCIO_HVIO}	HVIO bank power supply	V _{CCIO_HVIO} = 3.3 V	–0.5	3.74	V
		V _{CCIO_HVIO} = 2.5 V	–0.5	2.83	V
		V _{CCIO_HVIO} = 1.8 V	–0.5	2.04	V
V _{CCPT_HVIO}	Supply voltage for 1.8 V I/O	—	–0.5	2.04	V
V _I	DC input voltage	V _{CCIO_PIO} = 1.0 V ^{(1) (2)}	–0.3	V _{CCIO_PIO(MAX)} + 0.25	V
continued...					

Symbol	Description	Condition	Minimum	Maximum	Unit
		V _{CCIO_PIO} = 1.05 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_PIO} = 1.1 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_PIO} = 1.2 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_PIO} = 1.3 V ⁽¹⁾ ⁽²⁾	−0.3	V _{CCIO_PIO(MAX)} + 0.25	V
		V _{CCIO_SDM} = 1.8 V	−0.3	V _{CCIO_SDM(MAX)} + 0.3	V
		V _{CCIO_HPS} = 1.8 V	−0.3	V _{CCIO_HPS(MAX)} + 0.3	V
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V	−0.3	V _{CCIO_HVIO(MAX)} + 0.3	V
I _{OUT} ⁽³⁾ ⁽⁴⁾	DC output current per pin	V _{CCIO_PIO} = 1.0 V, 1.05 V, 1.1 V, 1.2 V, 1.3 V ⁽⁵⁾ ⁽⁶⁾	−7.5	7.5	mA
		V _{CCIO_SDM} , V _{CCIO_HPS} = 1.8 V ⁽⁷⁾	−20	20	mA
continued...					

- (1) Applies to LVCMOS I/O standards only. For true differential input, refer to the $V_{ICM(min)}$, $V_{ICM(max)}$, and $V_{ID(max)}$ specifications.
- (2) For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the $V_{I(DC)}$ for the LVCMOS input can go up to $V_{CCIO_PIO(MAX)} + 0.3\text{ V}$.
- (3) Total current per I/O bank must not exceed 100 mA.
- (4) Applies to all I/O standards and settings supported by I/O banks, including single-ended and differential I/Os.
- (5) The maximum current allowed through any HSIO pin during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed 1.2 V or the V_{CCIO_PIO} supply rail of the bank where the I/O pin resides in, whichever is the lower voltage. While this device is not turned on, the I/O pin should be tri-stated or not driven with any external voltages.
- (6) The DC output current per pin may exceed 7.5 mA with a duration limit. For more details, refer to the related information.
- (7) The maximum current allowed through any HPS/SDM pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V_{CCIO_HPS} or V_{CCIO_SDM} supply rail of the bank where the I/O pin resides in.

Symbol	Description	Condition	Minimum	Maximum	Unit
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 12 mA ⁽⁸⁾ ⁽⁹⁾	–8	8	mA
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 9 mA ⁽⁸⁾ ⁽⁹⁾	–6	6	mA
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 6 mA ⁽⁸⁾ ⁽⁹⁾	–4	4	mA
		V _{CCIO_HVIO} = 1.8 V, 2.5 V, 3.3 V Current Strength Setting = 3 mA ⁽⁸⁾ ⁽⁹⁾	–2	2	mA
T _J ⁽¹⁰⁾	Absolute junction temperature	—	–40	125	°C
T _{STG}	Storage temperature	—	–55	150	°C

Related Information

- [Recommended Operating Conditions](#) on page 14
- [I/O Standard Specifications](#) on page 28
- [General-Purpose I/O User Guide: Agilex 3 FPGAs and SoCs](#)

⁽⁸⁾ The maximum current allowed through any HVIO pin when the device is not turned on or during power-up/power-down conditions is 10 mA. Pin voltage during these conditions should not exceed V_{CCIO_HVIO} supply rail of the bank where the I/O pin resides in.

⁽⁹⁾ The DC output current per pin may exceed specified values with a duration limit. For more details, refer to General Purpose I/O User Guide.

⁽¹⁰⁾ When using the device at T_J = 100°C, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, the toggling input data or clock signals may overshoot to the voltage listed in the following tables and undershoot to the following limits for input currents less than 100 mA and periods shorter than 20 ns.

- Undershoot limit of -1.1 V when using V_{CCIO_HPS} or V_{CCIO_SDM} of 1.8 V.
- Undershoot limit of -0.3 V when using V_{CCIO_PIO} of 1.3 V, 1.2 V, 1.1 V, 1.05 V, and 1.0 V.

No overshooting beyond 1.65 V and undershooting below 0.273 V is allowed when using True Differential Signaling I/O standard at $V_{CCIO_PIO} = 1.3$ V.

No overshooting beyond 1.177 V and undershooting below 0.573 V is allowed when using True Differential Signaling I/O standard at $V_{CCIO_PIO} = 1.2$ V, 1.1 V, and 1.05 V.

The maximum allowed overshoot duration is specified as a percentage of high time (calculated as $([\Delta T]/T) \times 100$) over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

Table 4. Maximum Allowed Overshoot During Transitions for 1.0 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{CCIO_PIO} + 0.25$	100	%
		$V_{CCIO_PIO} + 0.30^{(11)}$	30	%
		$V_{CCIO_PIO} + 0.35$	4	%
		$> V_{CCIO_PIO} + 0.40$	No overshoot allowed	%

⁽¹¹⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{CCIO_PIO} + 0.3$ V at an overshoot duration of 100%.

Table 5. Maximum Allowed Overshoot During Transitions for 1.05 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{\text{CCIO_PIO}} + 0.25$	100	%
		$V_{\text{CCIO_PIO}} + 0.30^{(12)}$	30	%
		$V_{\text{CCIO_PIO}} + 0.35$	4	%
		$> V_{\text{CCIO_PIO}} + 0.40$	No overshoot allowed	%

Table 6. Maximum Allowed Overshoot During Transitions for 1.1 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{\text{CCIO_PIO}} + 0.25$	100	%
		$V_{\text{CCIO_PIO}} + 0.30^{(13)}$	30	%
		$V_{\text{CCIO_PIO}} + 0.35$	4	%
		$> V_{\text{CCIO_PIO}} + 0.40$	No overshoot allowed	%

⁽¹²⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{\text{CCIO_PIO}} + 0.3$ V at an overshoot duration of 100%.

⁽¹³⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{\text{CCIO_PIO}} + 0.3$ V at an overshoot duration of 100%.

Table 7. Maximum Allowed Overshoot During Transitions for 1.2 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{\text{CCIO_PIO}} + 0.25$	100	%
		$V_{\text{CCIO_PIO}} + 0.30^{(14)}$	30	%
		$V_{\text{CCIO_PIO}} + 0.35$	4	%
		$> V_{\text{CCIO_PIO}} + 0.40$	No overshoot allowed	%

Table 8. Maximum Allowed Overshoot During Transitions for 1.3 V I/O in HSIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{\text{CCIO_PIO}} + 0.25$	100	%
		$V_{\text{CCIO_PIO}} + 0.30^{(15)}$	65	%
		$V_{\text{CCIO_PIO}} + 0.35$	7	%
		$> V_{\text{CCIO_PIO}} + 0.40$	No overshoot allowed	%

⁽¹⁴⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{\text{CCIO_PIO}} + 0.3$ V at an overshoot duration of 100%.

⁽¹⁵⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_i (AC) for the LVCMOS input can go up to $V_{\text{CCIO_PIO}} + 0.3$ V at an overshoot duration of 100%.

Table 9. Maximum Allowed Overshoot During Transitions for 1.8 V I/O in HPS and SDM I/O Banks

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
V_i (AC)	AC input voltage	$V_{\text{CCIO_SDM}} + 0.30, V_{\text{CCIO_HPS}} + 0.30$	100	%
		$V_{\text{CCIO_SDM}} + 0.35, V_{\text{CCIO_HPS}} + 0.35$	60	%
		$V_{\text{CCIO_SDM}} + 0.40, V_{\text{CCIO_HPS}} + 0.40$	30	%
		$V_{\text{CCIO_SDM}} + 0.45, V_{\text{CCIO_HPS}} + 0.45$	20	%
		$V_{\text{CCIO_SDM}} + 0.50, V_{\text{CCIO_HPS}} + 0.50$	10	%
		$V_{\text{CCIO_SDM}} + 0.55, V_{\text{CCIO_HPS}} + 0.55$	6	%
		$> V_{\text{CCIO_SDM}} + 0.55, > V_{\text{CCIO_HPS}} + 0.55$	No overshoot allowed	%

Table 10. Maximum Allowed Overshoot During Transitions for 1.8 V, 2.5 V, and 3.3 V in HVIO Bank

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

For specification status, see the *Data Sheet Status* table


Symbol	Description	Condition (V)	Overshoot Duration as % at T _J = 100°C	Unit
Vi (AC) ⁽¹⁶⁾	AC input voltage	V _{CCIO_HVIO} + 0.30	100	%
		V _{CCIO_HVIO} + 0.35	42	%
		V _{CCIO_HVIO} + 0.40	18	%
continued...				

⁽¹⁶⁾ This value applies to both input and output configuration.

Symbol	Description	Condition (V)	Overshoot Duration as % at $T_j = 100^\circ\text{C}$	Unit
		$V_{\text{CCIO_HVIO}} + 0.45$	9	%
		$V_{\text{CCIO_HVIO}} + 0.50$	4	%
		$> V_{\text{CCIO_HVIO}} + 0.55$	No overshoot allow	%

For example, when using 1.2 V I/O standard with 1.26 V $V_{\text{CCIO_PIO}}$, a signal that overshoots to 1.61 V can only be at 1.61 V for ~4% over the lifetime of the device. For an overshoot of 1.51 V, the percentage of high time for the overshoot can be as high as 100% over the lifetime of the device.

Figure 1. Overshoot Duration Example (for 1.2 V HSIO Bank at $V_{\text{CCIO_PIO}} = 1.26 \text{ V}$)



Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters.

Recommended Operating Conditions

Table 11. Agilex™ 3 FPGAs Recommended Operating Conditions

This table lists the steady-state voltage values expected. Power supply ramps must all be strictly monotonic, without plateaus.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
V _{CC}	Core voltage supply	Fixed voltage: –6S	0.756	0.78	0.803	V
		Fixed voltage: –7S	0.7275	0.75	0.7725	V
V _{CCP}	Periphery supply voltage for the I/O banks	Fixed voltage: –6S	0.756	0.78	0.803	V
		Fixed voltage: –7S	0.7275	0.75	0.7725	V
V _{CCH_SDM}	SDM block transceiver supply voltage sense	Without transceiver: –6S	0.756	0.78	0.803	V
		Without transceiver: –7S	0.7275	0.75	0.7725	V
		With transceiver	0.975	1	1.025	V
V _{CCPT} ⁽¹⁸⁾	Power supply for I/O, DTS, SDM, and system PLL	—	1.746	1.8	1.854	V
V _{CCRCORE}	Power supply for programmable power technology	—	1.14	1.2	1.26	V
continued...						

⁽¹⁷⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.

⁽¹⁸⁾ Must use a tolerance of ±3% when sharing with V_{CCIO_HVIO}. A tolerance of ±5% is only allowed when V_{CCPT} is not shared with other rails.

Symbol	Description	Condition	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
V _{CCIO_PIO_SDM} ⁽¹⁹⁾	SDM block I/O supply voltage sense of bank 3A	1.2 V	1.164	1.2	1.236	V
V _{CC_IO_SDM}	I/O digital supply voltage sense in SDM block	Fixed voltage: –6S	0.756	0.78	0.803	V
		Fixed voltage: –7S	0.7275	0.75	0.7725	V
V _{CCIO_SDM}	SDM block configuration pins power supply	—	1.71	1.8	1.89	V
V _{CCL_ADC_SDM}	Periphery digital supply voltage sense to ADC, senses HPS digital supply on HPS devices, core supply on non-HPS devices	Fixed voltage: –6S	0.756	0.78	0.803	V
		Fixed voltage: –7S	0.7275	0.75	0.7725	V
V _{CCL_SDM}	SDM digital power supply	Fixed voltage: –6S	0.756	0.78	0.803	V
		Fixed voltage: –7S	0.7275	0.75	0.7725	V
V _{CCPLLDIG_SDM}	SDM block PLL digital power supply	Fixed voltage: –6S	0.756	0.78	0.803	V
		Fixed voltage: –7S	0.7275	0.75	0.7725	V
V _{CCPLL_SDM}	SDM block PLL analog power supply	—	1.71	1.8	1.89	V
V _{CCFUSEWR_SDM}	Fuse block writing power supply	—	1.71	1.8	1.89	V
V _{CCADC}	ADC voltage sensor power supply	—	1.71	1.8	1.89	V
V _{CCIO_PIO}	HSIO bank power supply	1.0 V	0.95	1	1.05	V
		1.05 V ⁽²⁰⁾	1.0185	1.05	1.0815	V

continued...

- ⁽¹⁷⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- ⁽¹⁹⁾ Must be supplied at 1.2 V when using Avalon® Streaming ×16 configuration schemes. For more information, please refer to the Agilex™ 3 Device Family Pin Connection Guidelines.

Symbol	Description	Condition	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
		1.1 V ⁽²⁰⁾	1.067	1.1	1.133	V
		1.2 V ⁽²⁰⁾	1.164	1.2	1.236	V
		1.3 V	1.261	1.3	1.339	V
V _{CCIO_HVIO}	HVIO bank power supply	3.3 V	3.201	3.3	3.399	V
		2.5 V	2.425	2.5	2.575	V
		1.8 V	1.746	1.8	1.854	V
V _{CCPT_HVIO}	Supply voltage for 1.8 V I/O	—	1.746	1.8	1.854	V
V _I ⁽²¹⁾	DC input voltage	V _{CCIO_PIO} = 1.0 V ⁽²²⁾	−0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_PIO} = 1.05 V ⁽²³⁾ (22)	−0.3000	—	V _{CCIO_PIO} + 0.25	V
		V _{CCIO_PIO} = 1.1 V ⁽²³⁾ (22)	−0.3000	—	V _{CCIO_PIO} + 0.25	V

continued...

- ⁽¹⁷⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- ⁽²⁰⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes:
- LVDS SERDES receiver mode with the use of 1.05 V, 1.1 V, 1.2 V True Differential Signaling input standard
 - PHYLITE mode
 - GPIO mode
- ⁽²¹⁾ This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.
- ⁽²²⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_{I(DC)} for the LVCMOS input can go up to V_{CCIO_PIO} + 0.3 V.
- ⁽²³⁾ Applies to LVCMOS I/O standards only. For true differential input, refer to the V_{ICM(min)}, V_{ICM(max)}, and V_{ID(max)} specifications.

Symbol	Description	Condition	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
		$V_{CCIO_PIO} = 1.2 \text{ V}^{(23)}$ (22)	-0.3000	—	$V_{CCIO_PIO} + 0.25$	V
		$V_{CCIO_PIO} = 1.3 \text{ V}^{(23)}$ (22)	-0.3000	—	$V_{CCIO_PIO} + 0.25$	V
		$V_{CCIO_SDM} = 1.8 \text{ V}$	-0.3000	—	$V_{CCIO_SDM} + 0.3$	V
		$V_{CCIO_HPS} = 1.8 \text{ V}$	-0.3000	—	$V_{CCIO_HPS} + 0.3$	V
		$V_{CCIO_HVIO} = 1.8 \text{ V}, 2.5 \text{ V}, 3.3 \text{ V}$	-0.3000	—	$V_{CCIO_HVIO} + 0.3$	V
V_O	Output voltage	$V_{CCIO_PIO} = 1.0 \text{ V}, 1.05 \text{ V}, 1.1 \text{ V}, 1.2 \text{ V}, 1.3 \text{ V}$	0	—	V_{CCIO_PIO}	V
		$V_{CCIO_SDM} = 1.8 \text{ V}$	0	—	V_{CCIO_SDM}	V
		$V_{CCIO_HPS} = 1.8 \text{ V}$	0	—	V_{CCIO_HPS}	V
		$V_{CCIO_HVIO} = 1.8 \text{ V}, 2.5 \text{ V}, 3.3 \text{ V}$	0	—	V_{CCIO_HVIO}	V
T_J	Operating junction temperature	Extended	0	—	100 ⁽²⁴⁾	°C
		Industrial	-40	—	100 ⁽²⁴⁾	°C
$t_{RAMP}^{(25) (26)}$	Power supply ramp time	Standard POR	200 μs	—	100 ms	—

- ⁽¹⁷⁾ This value describes the required voltage measured between the PCB power and ground ball during normal device operation. The voltage ripple includes both regulator DC ripple and the dynamic noise.
- ⁽²⁴⁾ When using the device at $T_J = 100^\circ\text{C}$, the device can operate under the recommended operating conditions over a minimum device lifetime of 11.4 years.
- ⁽²⁵⁾ t_{RAMP} is the ramp time of each individual power supply, not the ramp time of all combined power supplies. The ramp time applies to both the ramp-up and ramp-down of the power rails.
- ⁽²⁶⁾ To support AS fast mode, all power supplies to the device must be fully ramped-up within 10 ms to the recommended operating conditions.

Related Information

- [I/O Standard Specifications](#) on page 28
- [Agilex 3 Device Family Pin Connection Guidelines](#).

GTS Transceiver Power Supply Operating Conditions

Table 12. Agilex 3 FPGAs GTS Transceiver Power Supply Operating Conditions

For specification status, see the *Data Sheet Status* table

Symbol	Description	Speed Grade	Typical DC Level (V)	Recommended VR Accuracy (% of Typical DC Level)	Recommended VR Ripple (% of Typical DC level)	Recommended AC Transient (% of Typical DC level)	Maximum (VR Accuracy + Ripple + AC Transient) (% of Typical DC Level) ⁽²⁷⁾	Unit
V _{CC_HSSL_L1}	Transceiver, system PLL, and hard IP digital power supply	–6S	0.78	±0.5	±2.5		±3	V
		–7S	0.75	±0.5	±2.5		±3	V
V _{CCEHT_GTSL1A} ⁽²⁸⁾	Transceiver PMA, transceiver PLL, and transceiver reference clock high voltage analog power supply	—	1.8	±0.5	±2.0		±2.5	V
V _{CCERT_GTSL1A}	Transceiver PMA and transceiver reference clock low voltage analog power supply	—	1	±0.5	±2.0		±2.5	V

⁽²⁷⁾ For scope measurement, 20 MHz bandwidth is sufficient. During measurement, put the ground pin as close to the power rail pin as possible.

⁽²⁸⁾ HF noise requires AC 30 mVpp above 1 MHz.

HPS Power Supply Operating Conditions

Table 13. HPS Power Supply Operating Conditions

This table lists the steady-state voltage and current values expected for system-on-a-chip (SoC) devices with Arm*-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to the *Recommended Operating Conditions* table for the steady-state voltage values expected from the FPGA portion of the SoC devices.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CCL_HPS}	HPS DSU voltage and periphery circuitry power supply	Fixed voltage: -6S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -7S	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCL_HPS_CORE0_CORE1}	HPS Cortex-A55 core 0 and core 1 power rail	Fixed voltage: -6S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -7S	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCPLLDIG1_HPS}	HPS PLL1 digital power supply (can be connected to V _{CCL_HPS})	Fixed voltage: -6S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -7S	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCPLLDIG2_HPS}	HPS PLL2 digital power supply (can be connected to V _{CCL_HPS})	Fixed voltage: -6S	(Typical) - 3%	0.78	(Typical) + 3%	V
		Fixed voltage: -7S	(Typical) - 3%	0.75	(Typical) + 3%	V
V _{CCPLL1_HPS}	HPS PLL1 analog power supply	1.8 V	1.71	1.8	1.89	V
V _{CCPLL2_HPS}	HPS PLL2 analog power supply	1.8 V	1.71	1.8	1.89	V
V _{CCIO_HPS}	HPS I/O buffers power supply	1.8 V	1.71	1.8	1.89	V

Related Information

- [Recommended Operating Conditions](#) on page 14
Provides the steady-state voltage values for the FPGA portion of the device.
- [HPS Clock Performance](#) on page 66

DC Characteristics

Supply Current and Power Consumption

Altera offers two ways to estimate power for your design—the Power and Thermal Calculator (PTC) and the Quartus® Prime Power Analyzer feature.

Use the PTC before you start your design to estimate the supply current for your design. The PTC provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

HSIO DC Characteristics

HSIO I/O Pin Leakage Current

Table 14. HSIO I/O Pin Leakage Current

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
I_I	Input pin	$V_I = 0\text{ V to }V_{CCIO_PIO\text{ (MAX)}}$	–360	360	μA
I_{OZ}	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIO_PIO\text{ (MAX)}}$	–360	360	μA

HSIO OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 15. HSIO OCT Calibration Accuracy Specifications

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

These specifications require RZQ reference accuracy of $240\ \Omega \pm 1\%$.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
34- Ω and 40- Ω R_S ⁽²⁹⁾	Internal series termination with calibration (34- Ω and 40- Ω setting)	SSTL-12, HSTL-12, HSUL-12, and POD12 I/O standards	20	%
		POD11 and LVSTL11 I/O standards	20	%
		LVSTL105 I/O standard	20	%
45- Ω R_S	Internal series termination with calibration (45- Ω setting)	DPHY I/O standards	-20 to +25	%
50- Ω and 60- Ω R_T ⁽²⁹⁾	Internal parallel termination with calibration (50- Ω and 60- Ω setting)	SSTL-12 and HSTL-12 I/O standards	20	%
40- Ω , 50- Ω , and 60- Ω R_T ⁽²⁹⁾	Internal parallel termination with calibration (40- Ω , 50- Ω , and 60- Ω setting)	POD11 and POD12 I/O standards	20	%
		LVSTL11 and LVSTL105 I/O standards	20	%
100- Ω R_D	Internal differential termination with calibration (100- Ω setting)	DPHY I/O standards	-20 to +25	%

⁽²⁹⁾ This specification applies to both single-ended and pseudo-differential I/O buffers.

HSIO OCT Without Calibration Resistance Tolerance Specifications

Table 16. HSIO OCT Without Calibration Resistance Tolerance Specifications

This table lists the GPIO OCT without calibration resistance tolerance to PVT changes.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
34-Ω and 40-Ω R _S	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.3 V LVCMOS I/O standard	30	%
34-Ω and 40-Ω R _S ⁽³⁰⁾	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.2 V LVCMOS, SSTL-12, HSTL-12, HSUL-12, and POD12 I/O standards	25	%
		1.1 V LVCMOS, POD11, and LVSTL11 I/O standards	25	%
		1.05 V LVCMOS and LVSTL105 I/O standards	25	%
34-Ω and 40-Ω R _S	Internal series termination without calibration (34-Ω and 40-Ω setting)	1.0 V LVCMOS I/O standard	30	%
50-Ω R _T ⁽³⁰⁾	Internal parallel termination without calibration (50-Ω setting)	SSTL-12 and HSTL-12 I/O standards	25	%
		POD11 and POD12 I/O standards	25	%
		LVSTL11 and LVSTL105 I/O standards	25	%
100-Ω R _D ⁽³¹⁾	Internal differential termination (100-Ω setting)	True differential signaling I/O standard at V _{CCIO_PIO} = 1.05	40	%
		True differential signaling I/O standard at V _{CCIO_PIO} = 1.1	40	%
continued...				

⁽³⁰⁾ This specification applies to both single-ended and pseudo-differential I/O buffers.

⁽³¹⁾ This specification applies to V_{ICM(DC)} ≤ 1.3V. For V_{ICM(DC)} > 1.3V, a specification range of -60% to +40% applies.

Symbol	Description	Condition (V)	Calibration Accuracy	Unit
		True differential signaling I/O standard at $V_{CCIO_PIO} = 1.2$	40	%
		True differential signaling I/O standard at $V_{CCIO_PIO} = 1.3$	40	%
100- Ω R_D	Internal differential termination (100- Ω setting)	SLVS400 I/O standard	30	%

HSIO Pin Capacitance

Table 17. HSIO Pin Capacitance

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C_{IO}	Input/output capacitance of I/O pins	2.6 ⁽³²⁾	pF

HSIO Internal Weak Pull-Up Resistor

All I/O pins in GPIO bank have an option to enable weak pull-up when using 1.0 V, 1.05 V, 1.1 V, 1.2 V, and 1.3 V LVCMOS I/O standards.

Table 18. HSIO Internal Weak Pull-Up Resistor

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
R_{PU}	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	$V_{CCIO_PIO} = 1.3 \pm 3\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.2 \pm 5\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.1 \pm 5\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.05 \pm 5\%$	3	10	30	k Ω
		$V_{CCIO_PIO} = 1.0 \pm 5\%$	3	10	30	k Ω

⁽³²⁾ This value refers to die-level pin capacitance without the device package.

HVIO DC Characteristics

HVIO I/O Pin Leakage Current

Table 19. HVIO I/O Pin Leakage Current

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
I_I	Input pin	$V_I = 0\text{ V to }V_{CCIO_HVIO}(\text{MAX})$	-10	10	μA
I_{OZ}	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIO_HVIO}(\text{MAX})$	-10	10	μA

HVIO Pin Capacitance

Table 20. HVIO Pin Capacitance

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C_{IO}	Input/output capacitance of I/O pins	4 ⁽³³⁾	pF

HVIO Internal Weak Pull-Up and Pull-Down Resistor

Only input and bidirectional pins in HVIO bank have an option to enable weak pull-up and pull-down when using LVCMOS I/O standard.

Table 21. HVIO Internal Weak Pull-Up and Pull-Down Resistor Values

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
20 k Ω R_{PU} , 20 k Ω R_{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	$V_{CCIO_HVIO} = 1.8, 2.5, 3.3 \pm 3\%$	15	20	30	k Ω

⁽³³⁾ This value refers to die-level pin capacitance without the device package.

HVIO Hysteresis Specifications for Schmitt Trigger Input

Table 22. HVIO Hysteresis Specifications for Schmitt Trigger Input

This device supports built-in Schmitt trigger input that always enabled on HVIO I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typ	Max	Unit
V _{HYS}	Hysteresis for Schmitt trigger input	V _{CCIO_HVIO} = 1.8 V	—	200	—	mV
		V _{CCIO_HVIO} = 2.5 V	—	250	—	mV
		V _{CCIO_HVIO} = 3.3 V	—	250	—	mV

HPS I/O DC Characteristics

HPS I/O Pin Leakage Current

Table 23. HPS I/O Pin Leakage Current

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
I _I	Input pin	V _I = 0 V to V _{CCIO_HPS} (MAX)	–15	15	μA
	Tri-stated I/O pin	V _O = 0 V to V _{CCIO_HPS} (MAX)	–15	15	μA

HPS I/O Pin Capacitance

Table 24. HPS I/O Pin Capacitance

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C _{IO}	Input/output capacitance of I/O pins	5 ⁽³⁴⁾	pF

⁽³⁴⁾ This value refers to die-level pin capacitance without the device package.

HPS I/O Internal Weak Pull-Up Resistor

The I/O pins in HPS bank are supported with weak pull-up and weak pull-down options.

Table 25. HPS Internal Weak Pull-Up Resistor

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
20 k Ω R _{PU} , 20 k Ω R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V _{CCIO_HPS} = 1.8 $\pm$ 5%	10	20	26	k Ω
50 k Ω R _{PU} , 50 k Ω R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V _{CCIO_HPS} = 1.8 $\pm$ 5%	37.5	50	62.5	k Ω
80 k Ω R _{PU} , 80 k Ω R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V _{CCIO_HPS} = 1.8 $\pm$ 5%	60	80	100	k Ω

HPS I/O Hysteresis Specifications for Schmitt Trigger Input

Table 26. HPS I/O Hysteresis Specifications for Schmitt Trigger Input

This device supports Schmitt trigger input on HPS I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typ	Max	Unit
V _{HYS}	Hysteresis for Schmitt trigger input	V _{CCIO_HPS} = 1.8 V	180	–	–	mV

SDM I/O DC Characteristics

SDM I/O Pin Leakage Current

Table 27. SDM I/O Pin Leakage Current

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Max	Unit
I _I	Input pin	V _I = 0 V to V _{CCIO_SDM} (MAX)	–15	15	μA
	Tri-stated I/O pin	V _O = 0 V to V _{CCIO_SDM} (MAX)	–15	15	μA

SDM I/O Pin Capacitance

Table 28. SDM I/O Pin Capacitance

For specification status, see the *Data Sheet Status* table

Symbol	Description	Maximum	Unit
C _{IO}	Input/output capacitance of I/O pins	5 ⁽³⁵⁾	pF

SDM I/O Internal Weak Pull-Up Resistor

The I/O pins in SDM bank are supported with weak pull-up and weak pull-down feature. The weak pull-up and weak pull-down feature is pre-configured according to the configuration mode.

⁽³⁵⁾ This value refers to die-level pin capacitance without the device package.

Table 29. SDM I/O Internal Weak Pull-Up Resistor

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition (V)	Min	Typ	Max	Unit
20 kΩ R _{PU} , 20 kΩ R _{PD}	Value of the I/O pin pull-up and pull-down resistor during user mode if you have enabled the programmable pull-up or pull-down resistor option.	V _{CCIO_SDM} = 1.8 ±5%	10	20	26	kΩ

SDM I/O Hysteresis Specifications for Schmitt Trigger Input

Table 30. SDM I/O Hysteresis Specifications for Schmitt Trigger Input

This device supports Schmitt trigger input on SDM I/O bank. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typ	Max	Unit
V _{HYS}	Hysteresis for Schmitt trigger input	V _{CCIO_SDM} = 1.8 V	180	–	–	mV

I/O Standard Specifications

Tables in this section list the supported input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards.

For minimum voltage values, use the minimum V_{CCIO_PIO} values. For maximum voltage values, use the maximum V_{CCIO_PIO} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general-purpose I/O standards.

HSIO I/O Standard Specifications

Related Information

[Recommended Operating Conditions](#) on page 14

HSIO Single-Ended I/O Standards Specifications

Table 31. HSIO Single-Ended I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V) ⁽³⁶⁾	V _{OH} (V) ⁽³⁶⁾
	Min	Typ	Max	Min	Max	Min	Max ⁽³⁷⁾	Max	Min
1.3 V LVCMOS	1.261	1.3	1.339	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.2 V LVCMOS	1.14	1.2	1.26	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.1 V LVCMOS	1.045	1.1	1.155	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.05 V LVCMOS	0.9975	1.05	1.1025	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}
1.0 V LVCMOS	0.95	1	1.05	−0.3	0.35 × V _{CCIO_PIO}	0.65 × V _{CCIO_PIO}	V _{CCIO_PIO} + 0.25	0.25 × V _{CCIO_PIO}	0.75 × V _{CCIO_PIO}

HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications

Table 32. HSIO Single-Ended SSTL, HSTL, HSUL, POD, and LVSTL I/O Reference Voltage Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			Internal V _{REF} (V)			V _{TT} (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-12	1.14	1.2	1.26	0.49 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.51 × V _{CCIO_PIO}	0.45 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.55 × V _{CCIO_PIO}
HSTL-12	1.14	1.2	1.26	0.47 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.53 × V _{CCIO_PIO}	0.45 × V _{CCIO_PIO}	0.5 × V _{CCIO_PIO}	0.55 × V _{CCIO_PIO}

continued...

⁽³⁶⁾ Applicable to test condition of I_{OH} and I_{OL} at 2 mA.

⁽³⁷⁾ For LVCMOS pin utilization of equal to or less than 25 pins within a bank, the V_{IH(max)} for the LVCMOS input can go up to V_{CCIO_PIO} + 0.3 V.

I/O Standard	V _{CCIO_PIO} (V)			Internal V _{REF} (V)			V _{TT} (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
HSUL-12 ⁽³⁸⁾	1.14	1.2	1.26	$0.49 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO}$	$0.51 \times V_{CCIO_PIO}$	$0.45 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO}$	$0.55 \times V_{CCIO_PIO}$
POD12 (GPIO) ^{(39) (40)}	1.164	1.2	1.236	$0.69 \times V_{CCIO_PIO}$	$0.7 \times V_{CCIO_PIO}$	$0.71 \times V_{CCIO_PIO}$	—	V _{CCIO_PIO}	—
POD12 (PHYLITE) ^{(39) (40)}	1.164	1.2	1.236	$0.74 \times V_{CCIO_PIO}$	$0.75 \times V_{CCIO_PIO}$	$0.76 \times V_{CCIO_PIO}$	—	V _{CCIO_PIO}	—
POD11 (GPIO) ^{(39) (40)}	1.067	1.1	1.133	$0.69 \times V_{CCIO_PIO}$	$0.7 \times V_{CCIO_PIO}$	$0.71 \times V_{CCIO_PIO}$	—	V _{CCIO_PIO}	—
POD11 (PHYLITE) ^{(39) (40)}	1.067	1.1	1.133	$0.74 \times V_{CCIO_PIO}$	$0.75 \times V_{CCIO_PIO}$	$0.76 \times V_{CCIO_PIO}$	—	V _{CCIO_PIO}	—
LVSTL11 ⁽³⁹⁾	1.067	1.1	1.133	$0.24 \times V_{CCIO_PIO}$	$0.25 \times V_{CCIO_PIO}$	$0.26 \times V_{CCIO_PIO}$	—	GND	—
LVSTL105 ⁽³⁹⁾	1.0185	1.05	1.0815	$0.24 \times V_{CCIO_PIO}$	$0.25 \times V_{CCIO_PIO}$	$0.26 \times V_{CCIO_PIO}$	—	GND	—

⁽³⁸⁾ Usage of on-board receiver termination is optional.

⁽³⁹⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

⁽⁴⁰⁾ For I/O lane with mixture of GPIO and PHYLITE interfaces, the V_{REF} specification for that I/O lane follows the PHYLITE V_{REF} specifications.

HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications

Table 33. HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	$V_{IL(DC)}$ (V)	$V_{IH(DC)}$ (V)	$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)
	Max	Min	Max	Min
SSTL-12	$V_{REF} - 0.075$	$V_{REF} + 0.075$	$V_{REF} - 0.100$	$V_{REF} + 0.100$
HSTL-12	$V_{REF} - 0.080$	$V_{REF} + 0.080$	$V_{REF} - 0.150$	$V_{REF} + 0.150$
HSUL-12	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{REF} - 0.135$	$V_{REF} + 0.135$
POD12	$V_{REF} - 0.055$	$V_{REF} + 0.055$	$V_{REF} - 0.070$	$V_{REF} + 0.070$
POD11	$V_{REF} - 0.055$	$V_{REF} + 0.055$	$V_{REF} - 0.070$	$V_{REF} + 0.070$

Note: For output voltage swing calculation example, refer to the *General-Purpose I/O User Guide* for this device. Differential voltage referenced I/O standard uses two single-ended outputs with second output programmed as inverted.

Note: For eye height position estimation in EMIF interfaces, refer to the *PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs*. The eye mask estimation methodology defined in the *PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs* takes precedence over specifications in *HSIO Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications* table.

Related Information

- General-Purpose I/O User Guide: Agilex 3 FPGAs and SoCs
- PCB Design Guidelines: Agilex 3 FPGAs and SoCs
Provides eye mask estimation for EMIF interfaces.

HSIO Single-Ended LVSTL I/O Standards Specifications

Table 34. HSIO Single-Ended LVSTL I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V_{CCIO_PIO} (V)			$V_{IL(DC)}$ (V)	$V_{IH(DC)}$ (V)	$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)
	Min	Typ	Max	Max	Min	Max	Min
LVSTL11 ⁽⁴¹⁾	1.067	1.1	1.133	$V_{REF} - 0.055$	$V_{REF} + 0.055$	$V_{REF} - 0.070$	$V_{REF} + 0.070$
LVSTL105 ⁽⁴¹⁾	1.0185	1.05	1.0815	$V_{REF} - 0.055$	$V_{REF} + 0.055$	$V_{REF} - 0.070$	$V_{REF} + 0.070$

Note: For eye height position estimation in EMIF interfaces, refer to the PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs. The eye mask estimation methodology defined in the PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs takes precedence over specifications in HSIO Single-Ended LVSTL I/O Standards Specifications table.

Related Information

PCB Design Guidelines: Agilex 3 FPGAs and SoCs

Provides eye mask estimation for EMIF interfaces.

HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications

Table 35. HSIO Differential SSTL, HSTL, and HSUL I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ILdiff(DC)} (V)	V _{IHdiff(DC)} (V)	V _{ILdiff(AC)} (V)	V _{IHdiff(AC)} (V)	V _{IX(AC)} (V)			V _{Ox(AC)} (V)		
	Min	Typ	Max	Max	Min	Max	Min	Min	Typ	Max	Min	Typ	Max
SSTL-12 ⁽⁴²⁾	1.14	1.2	1.26	-0.15	0.15	-0.2	0.2	$0.5 \times V_{CCIO_PIO} - 0.12$	$0.5 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO} + 0.12$	$0.5 \times V_{CCIO_PIO} - 0.12$	$0.5 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO} + 0.12$
HSTL-12 ⁽⁴²⁾	1.14	1.2	1.26	-0.16	0.16	-0.3	0.3	$0.5 \times V_{CCIO_PIO} - 0.12$	$0.5 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO} + 0.12$	$0.5 \times V_{CCIO_PIO} - 0.12$	$0.5 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO} + 0.12$
HSUL-12 ⁽⁴²⁾	1.14	1.2	1.26	-0.2	0.2	-0.27	0.27	$0.5 \times V_{CCIO_PIO} - 0.12$	$0.5 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO} + 0.12$	$0.5 \times V_{CCIO_PIO} - 0.12$	$0.5 \times V_{CCIO_PIO}$	$0.5 \times V_{CCIO_PIO} + 0.12$

⁽⁴¹⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

⁽⁴²⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

HSIO Differential POD I/O Standards Specifications

Table 36. HSIO Differential POD I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ILdiff(DC)} (V)	V _{IHdiff(DC)} (V)	V _{ILdiff(AC)} (V)	V _{IHdiff(AC)} (V)	V _{IX(AC)} (%) ⁽⁴³⁾
	Min	Typ	Max	Max	Min	Max	Min	Max
POD12 ⁽⁴⁴⁾	1.164	1.2	1.236	−0.11	0.11	−0.14	0.14	25
POD11 ⁽⁴⁴⁾	1.067	1.1	1.133	−0.11	0.11	−0.14	0.14	25

Note: For eye height position estimation in EMIF interfaces, refer to the *PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs*. The eye mask estimation methodology defined in the *PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs* takes precedence over specifications in *HSIO Differential POD I/O Standards Specifications* table.

Related Information

[PCB Design Guidelines: Agilex 3 FPGAs and SoCs](#)

Provides eye mask estimation for EMIF interfaces.

⁽⁴³⁾ Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.

⁽⁴⁴⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- PHYLite mode
- GPIO mode

HSIO Differential LVSTL I/O Standards Specifications

Table 37. HSIO Differential LVSTL I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ILdiff} (DC) (V)	V _{IHdiff} (DC) (V)	V _{ILdiff} (AC) (V)	V _{IHdiff} (AC) (V)	V _{IX} (AC) (%) ⁽⁴⁵⁾
	Min	Typ	Max	Max	Min	Max	Min	Max
LVSTL11 ⁽⁴⁶⁾	1.067	1.1	1.133	−0.11	0.11	−0.14	0.14	25
LVSTL105 ⁽⁴⁶⁾	1.0185	1.05	1.0815	−0.11	0.11	−0.14	0.14	25

Note: For eye height position estimation in EMIF interfaces, refer to the PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs. The eye mask estimation methodology defined in the PCB Design Guidelines: Agilex™ 3 FPGAs and SoCs takes precedence over specifications in HSIO Differential LVSTL I/O Standards Specifications table.

Related Information

[PCB Design Guidelines: Agilex 3 FPGAs and SoCs](#)

Provides eye mask estimation for EMIF interfaces.

⁽⁴⁵⁾ Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.

⁽⁴⁶⁾ Each sub-bank can only support a single voltage tolerance. The V_{CCIO_PIO} tolerance can be extended to ±5% if the entire HSIO sub-bank is operating in any of the following modes. Else, you must supply the V_{CCIO_PIO} voltage rail with a ±3% voltage supply tolerance.

- PHYLITE mode
- GPIO mode

HSIO Differential I/O Standards Specifications

Table 38. HSIO Differential I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_PIO} (V)			V _{ID} (mV)		V _{ICM(DC)} (V)			V _{OD} (mV) ⁽⁴⁷⁾ ⁽⁴⁸⁾			V _{OCM} (V) ⁽⁴⁷⁾		
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
True Differential Signaling -1.3 V (LVDS compatible Transmitter and	1.261	1.3	1.339	100	500	0.5	—	1.4 ⁽⁵²⁾	247	—	454	0.9	1	1.1
continued...														

⁽⁴⁷⁾ R_L range: 90 ≤ R_L ≤ 110 Ω.

⁽⁴⁸⁾ The specification is only applicable to default V_{OD} and pre-emphasis setting.

I/O Standard	V _{CCIO_PIO} (V)			V _{ID} (mV)		V _{ICM(DC)} (V)			V _{OD} (mV) ⁽⁴⁷⁾ (48)			V _{OCM} (V) ⁽⁴⁷⁾		
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
Receiver) (49) (50) (51)														
True Differential Signaling -1.2 V (Receiver only) ⁽⁴⁹⁾	1.14	1.2	1.26	100	454	0.8	—	0.95	—	—	—	—	—	—
True Differential Signaling -1.1 V (Receiver only) ⁽⁴⁹⁾	1.045	1.1	1.155	100	454	0.8	—	0.95	—	—	—	—	—	—
continued...														

⁽⁴⁷⁾ R_L range: 90 ≤ R_L ≤ 110 Ω.

⁽⁴⁸⁾ The specification is only applicable to default V_{OD} and pre-emphasis setting.

I/O Standard	V _{CCIO_PIO} (V)			V _{ID} (mV)		V _{ICM(DC)} (V)			V _{OD} (mV) ⁽⁴⁷⁾ ⁽⁴⁸⁾			V _{OCM} (V) ⁽⁴⁷⁾		
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
True Differential Signaling -1.05 V (Receiver only) ⁽⁴⁹⁾	0.9975	1.05	1.1025	100	454	0.8	—	0.95	—	—	—	—	—	—
SLVS400	1.164	1.2	1.236	70	—	0.07	0.2	0.33	—	—	—	—	—	—
	1.067	1.1	1.133											

Related Information

- [General-Purpose I/O User Guide: Agilex™ 5 FPGAs and SoCs](#)
- [LVDS SERDES User Guide: Agilex™ 5 FPGAs and SoCs](#)
- [AN 555: True Differential Signaling Termination and Biasing for Agilex™ 7 M-Series, Agilex™ 5, and Agilex™ 3 FPGAs](#)

⁽⁴⁷⁾ R_L range: 90 ≤ R_L ≤ 110 Ω.

⁽⁴⁸⁾ The specification is only applicable to default V_{OD} and pre-emphasis setting.

⁽⁴⁹⁾ The True Differential Signaling input buffer is supported on 1.05 V, 1.1 V, 1.2 V, and 1.3 V V_{CCIO_PIO} banks. The maximum input voltage driven into the True Differential Signaling input buffer must not exceed V_{ICM(max)} + V_{ID(max)}/2.

⁽⁵⁰⁾ True Differential Signaling - 1.3 V standard is compatible with LVDS and capable to interface with LVDS subsets such as:

- RSDS
- Mini-LVDS
- Any I/O standards using equivalent electrical specifications

⁽⁵¹⁾ For further information on True Differential Signaling - 1.3 V feature support and guidelines on interfacing True Differential Signaling -1.3V standard with LVDS and it's subset compliant standards, refer to the related information.

⁽⁵²⁾ The V_{ICM(DC)} voltage must not exceed 1.2 V when on-chip differential termination (R_D OCT) is disabled with the use of external on-board termination.

MIPI D-PHY I/O Standards Specifications

Table 39. Agilex 3 FPGAs MIPI D-PHY Low-Power I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	Condition	V _{CCIO_PIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OH} (V)			V _{OL} (V)		
		Min	Typ	Max	Min	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
DPHY	Applicable for low power when the supported High-Speed data rate 150 Mbps to 2.5 Gbps	1.164	1.2	1.236	—	0.55	0.74	—	1.1	1.2	1.3	-0.05	—	0.05
	Applicable for low power when the supported High-Speed data rate 150 Mbps to 2.5 Gbps	1.067	1.1	1.133					0.95 ⁽⁵³⁾	1.1 ⁽⁵³⁾	1.2 ⁽⁵³⁾			

⁽⁵³⁾ Receivers compliant to D-PHY v2.1 and later supports a V_{IH} compatible with V_{OH} level regardless of the supported High-Speed data rate.

Table 40. Agilex 3 FPGAs MIPI D-PHY High-Speed I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	Condition	V _{CCIO_PIO} (V)			V _{ID} (V)		V _{ICM(DC)} (V)			V _{OD(DC)} (V)			V _{OCM} (V)			V _{ILHS} (V)	V _{IHHS} (V)
		Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
DPHY	Data rate ≤ 1.5 Gbps	1.164	1.2	1.236	0.07	—	0.07	—	0.33	0.14	0.2	0.27	0.15	0.2	0.25	-0.04	0.46
	Data rate > 1.5 Gbps to 2.5 Gbps				0.04												
	Data rate ≤ 1.5 Gbps	1.067	1.1	1.133	0.07												
	Data rate > 1.5 Gbps to 2.5 Gbps				0.04												

HVIO I/O Standard Specifications

Related Information

[Recommended Operating Conditions](#) on page 14

HVIO Single-Ended I/O Standards Specifications

Table 41. HVIO Single-Ended I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_HVIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V) ⁽⁵⁴⁾	V _{OH} (V) ⁽⁵⁴⁾
	Min	Typ	Max	Min	Max	Min	Max	Max	Min
1.8 V LVCMOS 1.8 V LVTTTL	1.746	1.8	1.854	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	$V_{CCIO} - 0.45$
2.5 V LVCMOS 2.5 V LVTTTL	2.425	2.5	2.575	-0.3	0.7	1.7	$V_{CCIO} + 0.3$	0.4	2
3.3 V LVCMOS 3.3 V LVTTTL	3.201	3.3	3.399	-0.3	0.8	2	$V_{CCIO} + 0.3$	0.4	2.4

HPS I/O Standard Specifications

Tables in this section list the supported input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards.

For minimum voltage values, use the minimum V_{CCIO_HPS} values. For maximum voltage values, use the maximum V_{CCIO_HPS} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

⁽⁵⁴⁾ Applicable to test condition of I_{OH} and I_{OL} at 3 mA.

HPS Single-Ended I/O Standards Specifications

Table 42. HPS Single-Ended I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_HPS}			V _{IL} (V)		V _{IH} (V)		V _{OL} (V)	V _{OH} (V)	I _{OL} (mA) ⁽⁵⁵⁾	I _{OH} (mA) ⁽⁵⁵⁾
	Min	Typ	Max	Min	Max	Min	Max	Max	Min	Max	Min
1.8 V LVCMOS	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO_HPS}	0.65 × V _{CCIO_HPS}	V _{CCIO_HPS} + 0.3	0.4	V _{CCIO_HPS} - 0.4	8	-8

SDM I/O Standard Specifications

Tables in this section list the supported input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards.

For minimum voltage values, use the minimum V_{CCIO_SDM} values. For maximum voltage values, use the maximum V_{CCIO_SDM} values.

SDM Single-Ended I/O Standards Specifications

Table 43. SDM Single-Ended I/O Standards Specifications

For specification status, see the *Data Sheet Status* table

I/O Standard	V _{CCIO_SDM} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V)	V _{OH} (V)	I _{OL} (mA) ⁽⁵⁶⁾	I _{OH} (mA) ⁽⁵⁶⁾
	Min	Typ	Max	Min	Max	Min	Max	Max	Min	Max	Min
1.8 V LVCMOS	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO_SDM}	0.65 × V _{CCIO_SDM}	V _{CCIO_SDM} + 0.3	0.4	V _{CCIO_SDM} - 0.4	8	-8

- ⁽⁵⁵⁾ To meet the I_{OH} and I_{OL} specifications, you must set the current strength settings accordingly. For example, to meet the 1.8 V LVCMOS specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OH} and I_{OL} specifications in the data sheet.
- ⁽⁵⁶⁾ To meet the I_{OH} and I_{OL} specifications, you must verify the current strength settings accordingly. For example, to meet the 1.8 V LVCMOS specification (8 mA), you should verify the current strength settings used is 8 mA. Using a lower current strength may not meet the I_{OH} and I_{OL} specifications in the data sheet.

Switching Characteristics

This section provides the performance characteristics of core and periphery blocks.

Core Performance Specifications

Clock Tree Specifications

Table 44. Agilex 3 FPGAs Clock Tree Performance Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Performance		Unit
	-6S	-7S	
Programmable clock routing	710	554	MHz

I/O PLL Specifications

Table 45. Agilex 3 FPGAs I/O PLL Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Parameter	Condition	Min	Typ	Max	Unit
f _{IN}	Input clock frequency source from reference clock input	–6S	10	—	900 ⁽⁵⁷⁾	MHz
		–7S	10	—	625 ⁽⁵⁷⁾	MHz
	Input clock frequency source from core clock input	–6S	10	—	415 ⁽⁵⁷⁾	MHz
		–7S	10	—	353 ⁽⁵⁷⁾	MHz
	Input clock frequency source from HSIO clock input	–6S	10	—	717 ⁽⁵⁷⁾	MHz
		–7S	10	—	625 ⁽⁵⁷⁾	MHz
						<i>continued...</i>

⁽⁵⁷⁾ This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is dependent on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
	Input clock frequency source from HVIO clock input	—	10	—	156.25 ⁽⁵⁷⁾	MHz
f _{INPFD}	Input clock frequency to the PFD	—	10	—	325	MHz
f _{VCO}	I/O PLL VCO operating range	–6S	600	—	3,200	MHz
		–7S	600	—	2,400	MHz
f _{CLBW}	I/O PLL closed-loop bandwidth	—	0.5	—	20	MHz
f _{OUT}	Output frequency for internal clock (C counter)	–6S	—	—	1,000	MHz
		–7S	—	—	780	MHz
f _{OUT_EXT}	Output frequency for external clock output	–6S	—	—	717	MHz
		–7S	—	—	625	MHz
t _{OUTDUTY}	Duty cycle for dedicated external clock output (when set to 50%)	f _{OUT_EXT} < 300 MHz	45	50	55	%
		f _{OUT_EXT} ≥ 300 MHz	40/45 ⁽⁵⁸⁾	50	55 ⁽⁵⁸⁾ /60	%
t _{FCOMP} ⁽⁵⁹⁾	External feedback clock compensation time	—	—	—	5	ns
f _{DYCONFIGCLK}	Dynamic configuration clock	—	—	—	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of areset	—	—	—	1	ms
continued...						

⁽⁵⁸⁾ To achieve 5% duty cycle for f_{OUT_EXT} ≥ 300 MHz, you only can use tx_outclk port from the LVDS SERDES FPGA IP. Refer to the *Clocking and PLL User Guide* for the detail design guidelines.

⁽⁵⁹⁾ Not applicable for fabric-feeding I/O PLL.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/ delays)	—	—	—	1	ms
t _{PLL_PSERR} ⁽⁶⁰⁾	Accuracy of PLL phase shift	—	—	—	±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	—	10	—	—	ns
t _{INCCJ}	Input clock cycle-to-cycle jitter	f _{REF} < 100 MHz ⁽⁶¹⁾	—	—	±750	ps (p-p)
		f _{REF} ≥ 100 MHz ⁽⁶¹⁾	—	—	0.15	UI (p-p)
t _{REFPJ}	Reference phase jitter (rms) ⁽⁶²⁾	Carrier frequency: 100 MHz with integrated bandwidth of 10 kHz to 50 MHz	—	—	1.42	ps
t _{REFPN}	Reference phase noise ⁽⁶³⁾ ⁽⁶²⁾	10 Hz	—	—	−90	dBc/Hz
		100 Hz	—	—	−100	dBc/Hz
		1 kHz	—	—	−110	dBc/Hz
		10 kHz	—	—	−120	dBc/Hz
		100 kHz	—	—	−130	dBc/Hz
		1 MHz	—	—	−138	dBc/Hz
continued...						

⁽⁶⁰⁾ PLL phase shift accuracy is 50 ps with the assumption of $f_{\text{VCO}} = 1.6 \text{ GHz}$.

⁽⁶¹⁾ f_{REF} is f_{IN}/N , specification applies when $N = 1$.

⁽⁶²⁾ Requirement for DDR/LPDDR protocol and LVDS SERDES applications only.

⁽⁶³⁾ The phase noise numbers in this table are the maximum acceptable phase noise values measured at a carrier frequency of 100 MHz. To calculate the phase noise requirement at any other frequency, use the formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 100 MHz + $(20 \times \log_{10}(f/100))$.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
		10 MHz	—	—	–142	dBc/Hz
		100 MHz	—	—	–144	dBc/Hz
$t_{\text{OUTPJ_DC}}$ ⁽⁵⁹⁾ ⁽⁶⁴⁾	Period jitter for dedicated clock output	$f_{\text{OUT}} < 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	17.5	mUI (p-p)
		$f_{\text{OUT}} \geq 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	175	ps (p-p)
$t_{\text{OUTCCJ_DC}}$ ⁽⁵⁹⁾ ⁽⁶⁴⁾	Cycle-to-cycle jitter for dedicated clock output	$f_{\text{OUT}} < 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	17.5	mUI (p-p)
		$f_{\text{OUT}} \geq 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	175	ps (p-p)
$t_{\text{OUTPJ_IO}}$ ⁽⁶⁵⁾ ⁽⁶⁴⁾	Period jitter for clock output on the regular I/O	$f_{\text{OUT}} < 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	60	mUI (p-p)
		$f_{\text{OUT}} \geq 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	600	ps (p-p)
$t_{\text{OUTCCJ_IO}}$ ⁽⁶⁵⁾ ⁽⁶⁴⁾	Cycle-to-cycle jitter for clock output on the regular I/O	$f_{\text{OUT}} < 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	60	mUI (p-p)
		$f_{\text{OUT}} \geq 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	600	ps (p-p)
$t_{\text{CASC_OUTPJ_DC}}$ ⁽⁵⁹⁾	Period jitter for dedicated clock output in cascaded PLLs	$f_{\text{OUT}} < 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	17.5	mUI (p-p)
		$f_{\text{OUT}} \geq 100 \text{ MHz}$ ⁽⁶¹⁾	—	—	175	ps (p-p)
t_{EINDUTY}	Input clock or external feedback clock input duty cycle	$f_{\text{IN}} \geq 600 \text{ MHz}$	30	—	70	%
		$450 \text{ MHz} \leq f_{\text{IN}} < 600 \text{ MHz}$	35	—	65	%
		$250 \text{ MHz} \leq f_{\text{IN}} < 450 \text{ MHz}$	40	—	60	%
		$10 \text{ MHz} \leq f_{\text{IN}} < 250 \text{ MHz}$	45	—	55	%

⁽⁶⁴⁾ This jitter specification does not include the effect of spread-spectrum clock. The magnitude of jitter deterioration is largely depend on the spread-spectrum clock profile used. Refer to the *Clocking and PLL User Guide* for the recommended spread-spectrum clock profile.

⁽⁶⁵⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in the *Memory Output clock Jitter Specifications* table.

Related Information

[Memory Output Clock Jitter Specifications](#) on page 56

Provides more information about the external memory interface clock output jitter specifications.

DSP Block Specifications

Table 46. Agilex 3 FPGAs DSP Block Performance Specifications for Single DSP Block

For specification status, see the *Data Sheet Status* table

Mode	Performance		Unit
	-6S	-7S	
Fixed-point 18 × 19 multiplication mode	415	353	MHz
Fixed-point 27 × 27 multiplication mode	415	353	MHz
Fixed-point 18 × 19 multiplier adder mode	415	353	MHz
Fixed-point 18 × 19 multiplier adder summed with 36-bit input mode	415	353	MHz
Fixed-point six 9 × 9 multiplier adder mode	415	353	MHz
FP32 floating-point multiplication mode	367	306	MHz
FP32 floating-point adder or subtract mode	367	306	MHz
FP32 floating-point multiplier adder or subtract mode	367	306	MHz
FP32 floating-point multiplier accumulate mode	367	306	MHz
Addition or subtraction of two FP16 floating-point multiplication mode	367	306	MHz
Sum/sub of two FP16 multiplications with FP32 (addition/subtraction)	367	306	MHz
Sum/sub of two FP16 multiplications with accumulation (addition/subtraction)	367	306	MHz
Tensor floating-point mode	367	306	MHz
continued...			

Mode	Performance		Unit
	-6S	-7S	
Tensor accumulation mode: fp32	367	306	MHz
Tensor fixed-point mode	415	353	MHz
INT16 complex multiplication mode	415	353	MHz

Table 47. Agilex 3 FPGAs DSP Block Performance Specifications for Multiple DSP Blocks

For specification status, see the *Data Sheet Status* table

Mode	Performance		Unit
	-6S	-7S	
Fixed-point 18 x 19 complex multiplication mode	415	353	MHz
Fixed-point 18 x 19 FIR systolic mode	415	353	MHz
Fixed-point 27 x 27 multiplication mode	367	306	MHz
Fixed-point 9 x 9 multiplication mode	367	306	MHz
FP32 floating-point complex multiplication	367	306	MHz
FP32 floating-point vector dot product	367	306	MHz
FP16 floating-point complex multiplication	367	306	MHz
FP16 floating-point vector dot product	367	306	MHz
Tensor floating-point cascade chain	367	306	MHz
Tensor fixed-point cascade chain	415	353	MHz

Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX} .

Table 48. Agilex 3 FPGAs Memory Block Performance Specifications

For specification status, see the *Data Sheet Status* table

Memory	Mode	Performance		Unit
		-6S	-7S	
MLAB	Single-port RAM/ROM Simple dual-port RAM	415	353	MHz
	Simple dual-port RAM with read-during-write option set to New Data or Old Data	310	280	MHz
M20K block ⁽⁶⁶⁾	Single-port RAM/ROM Simple dual-port RAM	415	353	MHz
	Simple dual-port RAM, coherent read enabled	415	353	MHz
	Single-port RAM with the read-during-write option set to Old Data Simple dual-port RAM with the read-during-write option set to Old Data	415	353	MHz
	Simple dual-port RAM with ECC enabled, 512 × 32	330	280	MHz
	Simple dual-port RAM with ECC, optional pipeline registers enabled, 512 × 32	415	353	MHz
	Dual-port ROM True dual-port RAM	335	280	MHz
	Simple quad-port RAM	335	280	MHz

⁽⁶⁶⁾ For the M20K block, Quartus automatically optimizes timing and power based on design requirements.

Local Temperature Sensor Specifications

Table 49. Local Temperature Sensor Specifications

For specification status, see the *Data Sheet Status* table

Description	Temperature Range	Accuracy	Sampling Rate ⁽⁶⁷⁾	Conversion Time
Local temperature sensor	–40 to 125°C ⁽⁶⁸⁾	±5°C	1 KSPS	< 1 ms

Related Information

[Recommended Operating Conditions](#) on page 14

Remote Temperature Diode Specifications

Note the following for the remote temperature diode specifications:

- The temperature diode characteristics in this table target for three-currents temperature sensing chip implementation. The characteristics can also apply to two-currents temperature sensing chip implementation.
- Absolute accuracy is dependent on third-party external diode ADC and integration specifics.

Table 50. Remote Temperature Diode Specifications (Core Fabric TSD)

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
I_{bias} , diode source current	30	—	170	μA
V_{bias} , voltage across diode	0.51	—	0.82	V
Series resistance	—	—	<5	Ω
Diode ideality factor	—	1.005 ⁽⁶⁹⁾	—	—

⁽⁶⁷⁾ The read out is subject to the SDM mailbox activity status.

⁽⁶⁸⁾ Temperature range refers to junction temperature.

⁽⁶⁹⁾ When using lower injection current (two-currents) implementation, the ideality factor is 1.014.

Voltage Sensor Specifications

Table 51. Voltage Sensor Specifications

For specification status, see the *Data Sheet Status* table

Parameter		Minimum	Typical	Maximum	Unit
Resolution		—	7	—	Bit
Sampling rate ⁽⁷⁰⁾		—	—	1	KSPS
Input capacitance		—	—	40	pF
External reference voltage		1.125	1.25	1.375	V
Voltage sensor accuracy, V_{in} range: 0 V to 1.1 V ⁽⁷¹⁾ ⁽⁷²⁾		—	—	±3.5	%
Unipolar input mode	Input signal range for V_{sigp}	—	—	1.35	V
	Common mode voltage on V_{sign}	—	—	0.25	V
	Input signal range for $V_{sigp} - V_{sign}$	—	—	1.1	V

Periphery Performance Specifications

This section describes the periphery performance, LVDS SERDES, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

⁽⁷⁰⁾ The read out is subject to the SDM mailbox activity status.

⁽⁷¹⁾ For low voltage channel in channel 0, 1, 2, 6, and 7, the ±3.5% accuracy equals to ±43.75mV. For high voltage channels in channel 3, 4, 5, and 9, the accuracy is ±4.5%. This equals to ±56.25mV.

⁽⁷²⁾ When Voltage Tamper Detection is enabled, the voltage sensor accuracy specifications are as follows:

- For low voltage channel in channel 0, 1, 2, 6, and 7, the accuracy is ±5.5%. This equals to ±68.75mV.
- For high voltage channels in channel 3, 4, 5, and 9, the accuracy is ±6.5%. This equals to ±81.25mV.

LVDS SERDES Specifications

Table 52. Agilex 3 FPGAs LVDS SERDES Specifications

LVDS serializer/deserializer (SERDES) block supports SERDES factor J = 4 and 8.

DDR registers support SERDES factor J = 1 and 2.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	–6 Speed Grade			–7 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	
Clock frequency	f _{HSCLK_in} (input clock frequency) True Differential Signaling I/O Standards	Clock boost factor W = 1 to 40 ⁽⁷³⁾	10	—	625	10	—	500	MHz
	f _{HSCLK_in} (input clock frequency) SLVS400 I/O Standards	Clock boost factor W = 1 to 40 ⁽⁷³⁾	10	—	445.5	10	—	445.5	MHz
	f _{HSCLK_in} (input clock frequency) Single-Ended I/O Standards	Clock boost factor W = 1 to 40 ⁽⁷³⁾	10	—	625	10	—	525	MHz
	f _{HSCLK_OUT} (output clock frequency) True Differential Signaling I/O Standards	—	—	—	625	—	—	500	MHz
continued...									

⁽⁷³⁾ Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

Parameter	Symbol	Condition	–6 Speed Grade			–7 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	
Transmitter	True Differential Signaling I/O Standards - f_{HSDR} (data rate) ⁽⁷⁴⁾	SERDES factor J = 4 and 8 ⁽⁷⁵⁾ ⁽⁷⁶⁾ ⁽⁷⁷⁾	600	—	1,250	600	—	1,000	Mbps
		SERDES factor J = 2, uses DDR registers	⁽⁷⁷⁾	—	500 ⁽⁷⁸⁾	⁽⁷⁷⁾	—	500 ⁽⁷⁸⁾	Mbps
		SERDES factor J = 1, uses DDR registers	⁽⁷⁷⁾	—	250 ⁽⁷⁸⁾	⁽⁷⁷⁾	—	250 ⁽⁷⁸⁾	Mbps
	t_x Jitter - True Differential Signaling I/O Standards	Total jitter for data rate, 600 Mbps – 1.25 Gbps	$\leq 1,250$ Mbps: 160 $\leq 1,000$ Mbps: 180 ≤ 800 Mbps: 210 600 Mbps: 240			$\leq 1,000$ Mbps: 180 ≤ 800 Mbps: 210 600 Mbps: 240			ps
	t_{DUTY} ⁽⁷⁹⁾	TX output clock duty cycle for True Differential Signaling I/O Standards	45	50	55	45	50	55	%

continued...

⁽⁷⁴⁾ Requires package skew compensation with PCB trace length.

⁽⁷⁵⁾ The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

⁽⁷⁶⁾ The V_{CC} and V_{CCP} must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.

⁽⁷⁷⁾ The minimum specification depends on the following factors. The differential I/O buffer within the IOE does not have a minimum data rate.

⁽⁷⁸⁾ You must perform design timing analysis in Quartus Prime to achieve timing closure and run IBIS/HSPICE simulations to ensure that the I/O buffer's electrical performance meets the interface requirements.

⁽⁷⁹⁾ Not applicable for DIVCLK = 1.

Parameter	Symbol	Condition	–6 Speed Grade			–7 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	
	t_{RISE} and t_{FALL} (76) (80)	True Differential Signaling I/O Standards	—	—	160	—	—	200	ps
	T_{CCS} (74) (79)	True Differential Signaling I/O Standards	—	—	202	—	—	202	ps
Receiver ⁽⁸¹⁾	True Differential Signaling I/O Standards - $f_{HSDRDPA}$ (data rate)	SERDES factor $J = 4$ and $8^{(75)}$ (76) (77)	600	—	1250 ⁽⁸²⁾	600	—	1000 ⁽⁸²⁾	Mbps
	SLVS400 I/O Standards - $f_{HSDRDPA}$ (data rate)	SERDES factor $J = 4$ and $8^{(75)}$ (76) (77)	600	—	891	600	—	891	Mbps
	f_{HSDR} (data rate) (without DPA) ⁽⁷⁴⁾	SERDES factor $J = 4$ and $8^{(75)}$ (76) (77)	150	—	(83)	150	—	(83)	Mbps
		SERDES factor $J = 2$, uses DDR registers	(77)	—	500 ⁽⁷⁸⁾	(77)	—	500 ⁽⁷⁸⁾	Mbps
		SERDES factor $J = 1$, uses DDR registers	(77)	—	250 ⁽⁷⁸⁾	(77)	—	250 ⁽⁷⁸⁾	Mbps

continued...

(80) This applies to default pre-emphasis and V_{OD} settings only.

(81) When operating in DPA mode, you must enable the receiver equalization feature of the input buffer.

(82) 1.05 V, 1.1 V, and 1.2 V True Differential Signaling I/O standards on receiver supports data rate up to 1000 Mbps.

(83) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

Parameter	Symbol	Condition	–6 Speed Grade			–7 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	
DPA (FIFO mode)	DPA run length	—	—	—	≤10,000	—	—	≤10,000	UI
DPA (soft CDR mode)	DPA run length	SGMII/GbE protocol	—	—	5	—	—	5	UI
		All other protocols	—	—	50 data transition per 208 UI	—	—	50 data transition per 208 UI	—
Soft CDR mode	Soft-CDR ppm tolerance	—	–300	—	300	–300	—	300	ppm
Non DPA mode	Sampling window	—	—	—	330	—	—	330	ps

DPA Lock Time Specifications

Table 53. DPA Lock Time Specifications

The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.


For specification status, see the *Data Sheet Status* table

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions ⁽⁸⁴⁾	Maximum Data Transition
SPI-4	00000000001111111111	2	128	768
Parallel Rapid I/O	00001111	2	128	768
	10010000	4	64	768
Miscellaneous	10101010	8	32	768
	01010101	8	32	768

⁽⁸⁴⁾ This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications

Figure 2. LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than or Equal to 1.25 Gbps



Memory Standards Supported

Table 54. Agilex 3 FPGAs Memory Standards Supported

This table lists the overall capability of External Memory Interface supported by Agilex 3 FPGAs. For specific details, refer to the *External Memory Interface Spec Estimator*.

For specification status, see the *Data Sheet Status* table

Memory Standard	Controller Type	Maximum Frequency (MHz)
LPDDR4 SDRAM	Hard memory controller	1,067
LPDDR4 SDRAM	HPS hard memory controller	1,067

Related Information

[External Memory Interface \(EMIF\) Spec Estimator](#)

Memory Output Clock Jitter Specifications

The clock jitter specification applies to the memory output clock pins clocked by an I/O PLL, or generated using double data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Altera recommends using PHY clock networks for better jitter performance.

The memory clock output jitter is within the JEDEC* specifications when the phase jitter (integration bandwidth 10 kHz to 50 MHz) of the input clock is not more than 20 ps peak-to-peak, or 1.42 ps RMS at $1e^{-12}$ BER and 1.22 ps at $1e^{-16}$ BER.

MIPI D-PHY Performance

Table 55. Agilex 3 FPGAs MIPI D-PHY Performance

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Condition	–6Speed Grade			–7 Speed Grade			Unit
			Min	Typ	Max	Min	Typ	Max	
MIPI D-PHY transmitter or receiver	High-speed interface, Hs	Short reference, standard reference, or long reference ⁽⁸⁵⁾	150	—	2,500	150	—	2,500	Mbps
	Low-power interface, Lp	—	—	—	20	—	—	20	MHz

⁽⁸⁵⁾ The long reference/standard reference/short reference is reference to the insertion loss condition from MIPI Alliance D-PHY specifications.

GTS Transceiver Performance Specifications

GTS Transceiver Performance

Table 56. Transmitter and Receiver Data Rate Performance

For specification status, see the *Data Sheet Status* table

Symbol/Description	Transceiver Speed	Unit
Supported data rate for Agilex 3 (NRZ)	1 – 12.5	Gbps

GTS Transceiver Reference Clock Specifications

Table 57. GTS Transceiver and System PLL Reference Clock Input Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typical	Max	Unit
—	Supported I/O standards	Dedicated reference clock pin	CML, HCSL			
F _{REF}	Reference clock operating frequency	—	100 ⁽⁸⁶⁾	—	380	MHz
T _{REF-DUTY}	Duty cycle	—	45	50	55	%
T _{REF-RISE/FALL}	Rise and fall time (as percentage of period)	20% – 80%	—	—	0.15	T _{REF}
SSC	Spread-spectrum downspread	PCIe*	—	–5,000 to 0	—	ppm
T _{REF-SINGLEEND-SKEW}	Skew between REFCLKP and REFCLKN	—	—	—	50	ps
Z _{REF-DIFF-DC}	Reference clock differential input impedance – terminated mode	—	80	100	120	Ω
continued...						

(86) This value is 100 MHz for down spread spectrum clocking (SSC). This value can also be 25 MHz for HDMI rate of less than 1 Gbps.

Symbol	Description	Condition	Min	Typical	Max	Unit
$V_{\min-ABS}$	Absolute $V_{\min}$	—	−0.15	—	—	V
$V_{\max-ABS}$	Absolute $V_{\max}$	—	—	—	0.85	V
$V_{REFIN-DIFF-AC}$	Input reference clock differential peak-to-peak voltage when AC-coupled on board	—	0.6	1.2	1.7	V
$V_{REFIN-IL-DC}$	Input reference clock input low voltage when DC-coupled on board	—	−0.15	0	0.15	V
$V_{REFIN-IH-DC}$	Input reference clock input high voltage when DC-coupled on board	—	0.66	0.7	0.85	V
$V_{REFIN-CM-AC}$	Input reference clock common-mode voltage when AC-coupled on board	—	Set on chip			V
$V_{REFIN-CM-DC}$	Input reference clock common-mode voltage when DC-coupled on board	—	0.255	0.35	0.5	V
PN_{REF}	Transmitter REFCLK phase noise (156.25 MHz) ⁽⁸⁷⁾ ⁽⁸⁶⁾	10 kHz	—	—	−130	dBc/Hz
		100 kHz	—	—	−138	dBc/Hz
		500 kHz	—	—	−138	dBc/Hz
		3 MHz	—	—	−140	dBc/Hz
		10 MHz	—	—	−144	dBc/Hz
		20 MHz	—	—	−146	dBc/Hz
		1 GHz	—	—	−146	dBc/Hz

continued...

⁽⁸⁷⁾ To calculate the REFCLK phase noise requirement at frequencies other than 156.25 MHz, use the following formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 156.25 MHz + 20 × log(f/156.25 MHz).

Symbol	Description	Condition	Min	Typical	Max	Unit
V _{REFIN-RJ-RMS}	RMS jitter integrated from 10 kHz – 20 MHz including spurs	—	—	—	522	fs
V _{REFIN-PPM-ERROR}	Reference clock frequency error	—	–350 + SSC	—	+350 + SSC	ppm
R _{COMP}	External resistor for calibration	—	—	499 ± 0.1%	—	Ω

Table 58. System PLL Reference Clock (Using HVIO) Specifications

For specifications on the I/O PLL using HVIO pin, refer to *Agilex 3 FPGAs I/O PLL Specifications*.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typical	Max	Unit
F _{REF}	Clock input frequency	Powered by V _{CCIO_HVIO}	25	—	125	MHz
T _{REF-DUTY}	Clock input duty cycle		45	50	55	%

Table 59. GTS Transceiver Reference Clock Output Driver Specifications

For specification status, see the *Data Sheet Status* table

Symbol	Description	Condition	Min	Typical	Max	Unit
F _{REF_OUT}	Reference clock operating frequency	—	25	—	380	MHz
T _{REF-DUTY_OUT}	Duty cycle	—	45	50	55	%
T _{REF-RISE_OUT/FALL_OUT}	Rise and fall time (as percentage of period)	20% – 80%	—	—	0.15	T _{REF}
T _{REF-SINGLEEND-SKEW}	Skew between REFCLKP and REFCLKN	—	—	—	50	ps
continued...						

Symbol	Description	Condition	Min	Typical	Max	Unit
Z _{REF-DIFF-DC_OUT}	Reference clock differential output impedance – terminated mode	—	80	100	120	Ω
V _{REF-DIFF-AC_OUT}	Output reference clock differential peak to peak voltage when AC-coupled on board	—	0.9	1	1.1	V
V _{REF-CM-OUT}	Output reference clock common-mode	—	0.45	0.5	0.55	V

Transmitter Specifications

Table 60. Transmitter Electrical Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
On-chip termination	—	Transmitter differential on-chip termination resistors	—	80	90	120	Ω
Transmitter output eye specifications	V _{TX-DIFF-PKPK}	Back-porch transmit amplitude	—	300	—	1,050	mV
	V _{TX-DEEMP_STEP}	Transmitter tap resolution	—	—	—	2	%
	D _{TX-PRE_TAP_2}	Pre-cursor tap 2 de-emphasis	—	0	—	2.5	dB
	D _{TX-PRE_TAP_1}	Pre-cursor tap 1 de-emphasis	—	0	—	4.5	dB
	D _{TX-POST_TAP_1}	Post-cursor tap 1 de-emphasis	—	0	—	6.5	dB
	T _{TX-SLEW}	Rise/fall time at 20%–80%	—	10	—	20	ps
							<i>continued...</i>

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
	T_{TX-DJ}	Transmitter deterministic jitter at 12.5 Gbps	—	—	—	0.15	UI _{pkpk}
	T_{TX-RJ}	Transmitter total peak-peak random jitter ⁽⁸⁸⁾	At BER of 10^{-12}	—	—	0.15	UI _{pkpk}
	T_{TX-TJ}	Transmitter total peak-peak jitter ($T_{TX-TJ} = T_{TX-DDJ} + T_{TX-PJ} + T_{TX-RJ}$) ⁽⁸⁸⁾ (89)	At BER of 10^{-12}	—	—	0.28	UI _{pkpk}
Transmitter DC impedance	$Z_{TX-DIFF-DC}$	Transmitter output differential DC impedance with OCT 90 Ω mode while configured ⁽⁹⁰⁾	—	80	90	120	Ω
	$Z_{TX-CM-DC}$	Transmitter output common-mode DC impedance	—	20	22.5	30	Ω
Transmitter return loss	$Z_{RL-DIFF-DC}$	Transmitter differential DC return loss	—	—	—	–12	dB
	$Z_{RL-DIFF-NYQ}$	Transmitter differential return loss at Nyquist frequency ($F_{BAUD}/2$)	—	—	—	–6	dB
continued...							

- (88) Assume a 1st order high-pass jitter measurement filter with a cutoff of $F_{BAUD}/F_{GPLL} = N_{GPLL}$, where N_{GPLL} is the ratio of the 3 dB cutoff frequency to the data rate, with typical value of 1,667.
- (89) The maximum TJ value is slightly less than the sum of DDJ + PJ + RJ to take into consideration of the worst case probability, where both deterministic and random jitter component might present at the same time.
- (90) TX pins are driven to 0 V before configuration.

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
	Z _{RL-CMN}	Transmitter common-mode return loss below 10 GHz	—	—	—	–6	dB
Electrical idle	V _{TX-IDLE}	Electrical idle output voltage	PCIe/ SATA/SAS/USB	—	—	20	mV
	V _{CM-DELTA-SQUELCH}	Maximum common-mode step entering/exiting squelch mode		—	—	100	mV
	T _{TX-IDLE-LATENCY}	Latency entering/exiting electrical idle		—	—	8	μs
Receiver detect	V _{TX-RCV-DETECT}	Receiver detect voltage change allowed during receiver detection	PCIe/ SATA/SAS/USB	—	—	600	mV
Lane-to-lane output skew	—	Lane-to-lane output skew	Lane count ≤ 4	—	—	2 UI + 166 ps	ps

Receiver Specifications

Table 61. Receiver Electrical Specifications

For specification status, see the *Data Sheet Status* table

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
On-chip termination	—	Receiver differential on-chip termination resistors	—	65	85	102	Ω
				80	100	120	Ω
Receiver input eye specifications	V _{RX-DIFF-PKPK}	Receiver input differential peak-to-peak voltage ⁽⁹¹⁾	—	—	—	1,200	mV

continued...

⁽⁹¹⁾ This is supported when the receiver is powered and configured, powered and unconfigured, or unpowered.

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
	V _{RX-MAX}	Receiver input maximum voltage ⁽⁹²⁾	—	—	—	1	V
	V _{RX-MIN}	Receiver input minimum voltage ⁽⁹²⁾	—	-0.3	—	—	V
	V _{RX-CM-DC}	Receiver input DC common-mode voltage ⁽⁹³⁾	When squelch detector is not enabled	0	—	700	mV
			When squelch detector is enabled	200	—	300	mV
	T _{RX-RJ}	Receiver input random jitter	At BER of 10 ⁻¹²	—	—	0.15	UI _{pkpk}
	T _{RX-PJ}	Receiver input periodic jitter (at high frequency ⁽⁹⁴⁾)	—	—	—	0.05	UI _{pkpk}
Insertion loss specification	I _{INS-LOSS-10.3125Gb/s_BER10-12}	Insertion loss at Nyquist frequency (F _{BAUD} /2) ⁽⁹⁵⁾	At BER of 10 ⁻¹²	—	—	-25	dB
Receiver return loss	Z _{RL-DIFF-DC}	Receiver differential DC return loss	—	—	—	-12	dB
continued...							

⁽⁹²⁾ V_{RX_MAX} and V_{RX_MIN} are before and after configuration.

⁽⁹³⁾ The specified common-mode range is supported when the receiver is powered and configured, powered and unconfigured, or unpowered. This specification is also supported before mode configuration. If squelch detect is used, receiver DC input common-mode voltage should be within 200 mV to 300 mV. Otherwise, use AC coupling capacitors on board.

⁽⁹⁴⁾ High frequency is defined as frequencies beyond the CDR loop bandwidth (typically F_{BAUD}/1,667).

⁽⁹⁵⁾ COM compliant package and channel. Based on 10GKR compliance testing at 10.3125 Gbps.

Parameter	Symbol	Description	Condition	Min	Typical	Max	Unit
	Z _{RL-DIFF-NYQ}	Receiver differential return loss at Nyquist frequency ($F_{\text{BAUD}}/2$)	—	—	—	–6	dB
	Z _{RL-CM}	Receiver common-mode return loss below 10 GHz	—	—	—	–6	dB
Receiver DC impedance	R _{DIFF-DC}	Receiver differential DC impedance	85 Ω on-chip termination	65	85	102	Ω
			100 Ω on-chip termination	80	100	120	Ω
	R _{CM-DC}	Receiver common-mode DC impedance	—	20	25	30	Ω
Receiver signal detection ⁽⁹⁶⁾	V _{IDLE-THRESH}	Receiver signal detect input voltage threshold	—	75	120	175	mV

Electrical Compliance

Table 62. Electrical Compliance List

For specification status, see the *Data Sheet Status* table

Specification/Clause	Protocol	Lane Rate (Gbps)
XFP MSA	XFI	10.3125
IEEE 802.3ba-2010	XLPPPI	10.3125
Serial-GMII Specification V1.7	1GE SGMII	1.25
IEEE 802.3ba	XLAUI	10.3125
IEEE 802.3ap 2007	10GBASE-KR	10.3125
continued...		

⁽⁹⁶⁾ Receiver signal detection values in this table are applicable to PCIe and similar standards, such as SATA, where a clock pattern like PCIe EIEOS 500 MHz clock pattern is used.

Specification/Clause	Protocol	Lane Rate (Gbps)
IEEE 803.3ap-2007 IEEE 802.3an-2006	1000BASE-KX/CX	1.25
CEI 4.0	CEI-11G SR/MR/LR	9.95 – 11.2
	CEI-6G SR/LR	4.976 – 6.375
PCIe BASE 3.0 PIPE 3.0	PCIe 3.0	8
SMPTE 259M	SDI SD	0.27
SMPTE 292M	SDI HD	1.485/1.483
SMPTE ST 424	SDI 3G	2.97/2.967
SMPTE ST 2081	SDI 6G	5.94/5.934
SMPTE ST 2082	SDI 12G	11.88/11.868
JESD204B	JESD204B	up to 12.5
DP 2.0	DisplayPort 1.4	1.62
		2.7
		5.4
		8.1
	DisplayPort 2.0	10
Serial ATA revision 3.5a T10/BSR INCITS 519	Sata Gen 3	1.5 – 6
	SAS	1.5 – 12.0
HDMI 1.4	HDMI	3.4
HDMI 2.0		6
HDMI 2.1		–
SLVS-EC Specification Version 1.0	SLVS-EC RX	2.376
SLVS-EC Specification Version 2.0		5
SFF-8402	SFP+	9.95 – 11.2
SFF-8431 4.1		
SFF-8431 Rev 4.1		
continued...		

Specification/Clause	Protocol	Lane Rate (Gbps)
SFF-8418		
USB 3.1	USB 3.1 Gen 1	5
RapidIO™ Interconnect Specification	SRIO	2 to 12.5(2x6.25)

HPS Performance Specifications

This section provides hard processor system (HPS) specifications and timing.

HPS Clock Performance

Table 63. Maximum HPS Clock Frequencies

For specification status, see the *Data Sheet Status* table

Performance	V _{CCL_HPS} (V) ⁽⁹⁷⁾	Cortex-A55 Core Frequency (MHz)	DSU (DynamIQ Shared Unit) Frequency (MHz) (mpu_free_clk)	L3 Frequency (MHz) (l3_main_free_clk)	LPDDR4 Clock (MHz)
–6 speed grade	Fixed: 0.78	800	533	400	Refer to the Memory Standards Supported table.
–7 speed grade	Fixed: 0.75	800	533	400	

Related Information

- [HPS Power Supply Operating Conditions](#) on page 19
- [Memory Standards Supported](#) on page 55

HPS Internal Oscillator Frequency

Table 64. HPS Internal Oscillator Frequency

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
Internal oscillator frequency	150	300	400	MHz

⁽⁹⁷⁾ V_{CCL_HPS} refers to V_{CCL_HPS_CORE0_CORE1} for HPS Cortex-A55 core 0 and core 1 power rail

HPS PLL Specifications

Table 65. HPS PLL Input Requirements

The main HPS PLL receives its clock signals from the HPS_OSC_CLK pin. Refer to the *Pin Connection Guidelines* of this device for information about assigning this pin.

For specification status, see the *Data Sheet Status* table

Description	Min	Typ	Max	Unit
Clock input range	25	—	125	MHz
Clock input accuracy	—	—	50	ppm
Clock input duty cycle	45	50	55	%

Table 66. HPS PLL Performance

For specification status, see the *Data Sheet Status* table

Description	Min	Max	Unit
Main PLL VCO output	—	3,500	MHz
Peripheral PLL VCO output	—	3,500	MHz
h2f_user0_clk ⁽⁹⁸⁾	—	500	MHz
h2f_user1_clk ⁽⁹⁸⁾	—	500	MHz

HPS Cold Reset

Table 67. HPS Cold Reset

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Max	Unit
t _{RST0}	Minimum time for HPS_COLD_nRESET asserted ⁽⁹⁹⁾	3	—	ms

⁽⁹⁸⁾ The HPS PLL provides this clock to the FPGA fabric.

⁽⁹⁹⁾ HPS_COLD_nRESET may be ignored if HPS is not running or if the device is being configured.

HPS SPI Timing Characteristics

Table 68. SPI Master Timing Requirements

You can adjust the input delay timing by programming the rx_sample_dly register.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
$T_{spi_ref_clk}$	The period of the SPI internal reference clock, sourced from l4_main_clk	2.5	—	—	ns
F_{clk}	SPIM_CLK clock frequency	—	—	60	MHz
T_{clk}	SPIM_CLK clock period	16.67	—	—	ns
$T_{dutycycle}$	SPIM_CLK duty cycle	45	50	55	%
T_{ck_jitter}	SPIM_CLK output jitter	—	—	2	%
T_{dio}	Master-out slave-in (MOSI) output skew	–3	—	2	ns
$T_{dssrst}^{(100)}$	SPI_SS_N asserted to first SPIM_CLK edge	$(1.5 \times T_{clk}) - 2$	—	—	ns
continued...					


⁽¹⁰⁰⁾ SPI_SS_N behavior differs depending on Motorola SPI protocols, Texas Instruments Synchronous Serial Protocols, or National Semiconductor Microwire operational mode.

Symbol	Description	Min	Typ	Max	Unit
$T_{dsslst}^{(100)}$	Last SPIM_CLK edge to SPI_SS_N deasserted	$T_{clk} - 2$	—	—	ns
$T_{su}^{(101)}$	SPIM_MISO setup time with respect to SPIM_CLK capture edge	$5.0 - (rx_sample_dly \times T_{spi_ref_clk})^{(102)}$	—	—	ns
$T_h^{(101)}$	Input hold in respect to SPIM_CLK capture edge	$1.3 + (rx_sample_dly \times T_{spi_ref_clk})^{(102)}$	—	—	ns

⁽¹⁰¹⁾ The capture edge differs depending on the operational mode. For Motorola SPI, the capture edge can be the rising or falling edge depending on the scp01 register bit; for Texas Instruments Synchronous Serial Protocols, the capture edge is the falling edge; for National Semiconductor Microwire, the capture edge is the rising edge.


⁽¹⁰²⁾ Valid values of rx_sample_dly range from 1 to 64 (units are in $T_{spi_ref_clk}$ steps).

Figure 3. SPI Master Output Timing Diagram



*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Figure 4. SPI Master Input Timing Diagram




*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Table 69. SPI Slave Timing Requirements

For specification status, see the *Data Sheet Status* table


Symbol	Description	Min	Typ	Max	Unit
$T_{spi_ref_clk}$	The period of the SPI internal reference clock, sourced from <code>l4_main_clk</code>	2.5	—	—	ns
F_{clk}	SPIM_CLK clock frequency	—	—	33	MHz
T_{clk}	SPIM_CLK clock period	30	—	—	ns
$T_{dutycycle}$	SPIM_CLK duty cycle	45	50	55	%
T_d	Master-in slave-out (MISO) output skew	$(2 \times T_{spi_ref_clk}) + 3$	—	$(3 \times T_{spi_ref_clk}) + 11$	ns
T_{su}	Master-out slave-in (MOSI) setup time	4	—	—	ns
T_h	Master-out slave-in (MOSI) hold time	9	—	—	ns
T_{suss}	SPI_SS_N asserted to first SPIM_CLK edge	$T_{spi_ref_clk} + 4.2$	—	—	ns
T_{hss}	Last SPIM_CLK edge to SPI_SS_N deasserted	$T_{spi_ref_clk} + 4.2$	—	—	ns

Figure 5. SPI Slave Output Timing Diagram



*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

Figure 6. SPI Slave Input Timing Diagram



*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register

HPS SD/eMMC Timing Characteristics

Table 70. HPS Secure Digital (SD)/Embedded MultiMediaCard (eMMC) Timing Requirements

Supports SD devices up to V6.1. Supports SDIO devices up to V4.1. Supports SD/eMMC devices up to V5.1.

These timings apply to SD, MMC, and eMMC cards operating at 1.8 V.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{sddmmc_cclk}	SD SDDMMC_CCLK clock period	Identification mode, 400 kHz	2,500	—	ns
		SDR12, 25 MHz	40	—	ns
		SDR25, 50 MHz	20	—	ns
		SDR50, 100 MHz	10	—	ns
		SDR104, <200 MHz	5	—	ns
		DDR50, 50 MHz	20	—	ns
	eMMC SDDMMC_CCLK clock period	Legacy, 25MB/s, 25 MHz	40	—	ns
		HS_SDR, 50MB/s, 50 MHz	20	—	ns
		HS_DDR, 100MB/s, 50 MHz	20	—	ns
		HS200, SDR, 200MB/s, 200 MHz	5	—	ns
		HS400, DDR, 400MB/s, 200 MHz	5	—	ns
T _{dutycycle}	SDDMMC_CCLK duty cycle	45	50	55	%
T _{sddmmc_cclk_jitter}	SDDMMC_CCLK output jitter	—	—	2	%
T _{sddmmc_clk}	Internal reference clock before division by 4 (200 MHz)	5	—	—	ns

None of the HPS I/Os supports 3 V mode, while SD/MMC cards must operate at 3 V at power on. eMMC devices can operate at 1.8 V at power on.

Note: SD cards power up at 3 V. To support SD, your design must include a level shifter between the SD card and the HPS SD/MMC interface.

Table 71. SD Input Timing (SDR104, SDR50, SDR25, SDR12)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{is}	SDMMC_CMD/ SDMMC_DATA[7:0] input setup (SDR104)	1.4	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input setup (SDR50)	3	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input setup (SDR25)	6	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input setup (SDR12)	5	—	—	ns
T _{ih}	SDMMC_CMD/ SDMMC_DATA[7:0] input hold (SDR104)	0.8	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input hold (SDR50)	0.8	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input hold (SDR25)	2	—	—	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] input hold (SDR12)	5	—	—	ns

Figure 7. SD Input (SDR104, SDR50, SDR25, SDR12) Timing Diagram




Table 72. SD Output Timing (SDR50, SDR25, SDR12)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{odly}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay (SDR50)	—	—	7.5	ns
	SDMMC_CMD/ SDMMC_DATA[7:0] output delay (SDR25, SDR12)	—	—	14	ns
T_{ohld}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	1.5	—	—	ns

Figure 8. SD Output (SDR50, SDR25, SDR12) Timing Diagram




Table 73. SD Output Timing (SDR104)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{op}	SDMMC_CMD/ SDMMC_DATA[7:0] output phase	0	—	10	ns
ΔT_{op}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay variation due to temperature change after tuning	–350	—	1,550	ps
T_{odw}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	3	—	—	ns

Figure 9. SD Output (SDR104) Timing Diagram




Table 74. SD Timing (DDR50)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu}	SDMMC_CMD input setup	6	—	—	ns
T_{ih}	SDMMC_CMD input hold	0.8	—	—	ns
T_{odly}	SDMMC_CMD output delay	—	—	13.7	ns
T_{oh}	SDMMC_CMD output hold	1.5	—	—	ns

continued...

Symbol	Description	Min	Typ	Max	Unit
T_{isu2x}	SDMMC_DATA[7:0] input setup	3	—	—	ns
T_{ih2x}	SDMMC_DATA[7:0] input hold	0.8	—	—	ns
T_{odly2x}	SDMMC_DATA[7:0] output delay	—	—	7	ns
T_{odly2x}	SDMMC_DATA[7:0] output hold	1.5	—	—	ns

Figure 10. SD (DDR50) Timing Diagram





Table 75. eMMC Timing (Legacy, HS_SDR)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{isu}	EMMC_CMD_DATA input setup (Legacy)	3	—	—	ns
	EMMC_CMD_DATA input setup (HS_SDR)	3	—	—	ns
T _{ih}	EMMC_CMD_DATA input hold (Legacy)	3	—	—	ns
	EMMC_CMD_DATA input hold (HS_SDR)	3	—	—	ns
T _{odly}	EMMC_CMD_DATA output delay (Legacy)	—	—	13.7	ns
	EMMC_CMD_DATA output delay (HS_SDR)	—	—	13.7	ns
T _{oh}	EMMC_CMD_DATA output hold (Legacy)	8.3	—	—	ns
	EMMC_CMD_DATA output hold (HS_SDR)	2.5	—	—	ns

Figure 11. eMMC (Legacy, HS_SDR) Timing Diagram



Data must always be sampled on the rising edge of the clock.

Table 76. eMMC Timing (HS_DDR)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu_ddr}	EMMC_CMD_DATA input setup	2.5	—	—	ns
T_{ih_ddr}	EMMC_CMD DATA_input hold	2.5	—	—	ns
T_{odly_ddr}	EMMC_CMD_DATA output delay (max=delay, min=hold)	1.5	—	7	ns

Figure 12. eMMC (HS_DDR) Timing Diagram




Table 77. eMMC Timing (HS200)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu}	EMMC_CMD_DATA input setup	1.4	—	—	ns
T_{ih}	EMMC_CMD DATA_input hold	0.8	—	—	ns
continued...					

Symbol	Description	Min	Typ	Max	Unit
T_{ph}	SDMMC_CMD/ SDMMC_DATA[7:0] output phase	0	—	10	ns
ΔT_{ph}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay variation due to temperature change after tuning	-350	—	1,550	ps
T_{vw}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	3	—	—	ns

Figure 13. eMMC Input (HS200) Timing Diagram




Figure 14. eMMC Output (HS200) Timing Diagram




Table 78. eMMC Timing (HS400)

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{isu_ddr}	EMMC_CMD_DATA input setup	0.4	—	—	ns
T_{ih_ddr}	EMMC_CMD DATA_input hold	0.4	—	—	ns
T_{rq}	SDMMC_CMD/ SDMMC_DATA[7:0] output phase	0	—	10	ns
ΔT_{rq}	SDMMC_CMD/ SDMMC_DATA[7:0] output delay variation due to temperature change after tuning	–350	—	200	ps
T_{rqh}	SDMMC_CMD/ SDMMC_DATA[7:0] output hold	2	—	—	ns

Figure 15. eMMC Input (HS400) Timing Diagram





Figure 16. eMMC Output (HS400) Timing Diagram




HPS USB 2.0 Timing Characteristics

Table 79. HPS USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
F_{usb_clk}	USB_CLK clock frequency	—	60	—	MHz
T_{usb_clk}	USB_CLK clock period	—	16.667	—	ns
T_d	Clock to USB_STP/ USB_DATA[7:0] output delay	2	—	7	ns
T_{su}	Setup time for USB_DIR/ USB_NXT/USB_DATA[7:0]	4	—	—	ns
T_h	Hold time for USB_DIR/ USB_NXT/USB_DATA[7:0]	1	—	—	ns

Figure 17. USB ULPI Timing Diagram



Note: The USB interface supports single data rate (SDR) timing only.

Note: If you need to adjust the timings of certain signals, you can use the HPS registers `Pin_Mux.io0_delay` through `Pin_Mux.io47_delay` to allow software to set the delay chains in each of the dedicated I/Os. For example, to add output and input delay to the `USB_DATA3` signal (`HPS_IOA_8`), program `Pin_Mux.io7_delay.output_val_en = 1`, and `Pin_Mux.io7_delay.output_val = 15` to add approximately 1.4 ns output delay from the HPS, and program `Pin_Mux.io7_delay.input_val_en = 3`, and `Pin_Mux.io7_delay.input_val = 30` to add approximately 2.8 ns input delay into the HPS. See HPS Programmable I/O Timing Characteristics for more information.


HPS USB 3.1 Timing Characteristics

Table 80. HPS USB 3.1 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
F_{usb_clk}	USB_CLK clock frequency	—	60	—	MHz
T_{usb_clk}	USB_CLK clock period	—	16.667	—	ns
T_d	Clock to USB_STP/ USB_DATA[7:0] output delay	2	—	7	ns
T_{su}	Setup time for USB_DIR/ USB_NXT/USB_DATA[7:0]	4	—	—	ns
T_h	Hold time for USB_DIR/ USB_NXT/USB_DATA[7:0]	1	—	—	ns

Figure 18. USB ULPI Timing Diagram



Note: The USB interface supports single data rate (SDR) timing only.

Note: If you need to adjust the timings of certain signals, you can use the HPS registers `Pin_Mux.io0_delay` through `Pin_Mux.io47_delay` to allow software to set the delay chains in each of the dedicated I/Os. For example, to add output and input delay to the USB_DATA3 signal (HPS_IOA_8), program `Pin_Mux.io7_delay.output_val_en = 1`, and `Pin_Mux.io7_delay.output_val = 15` to add approximately 1.4 ns output delay from the HPS, and program `Pin_Mux.io7_delay.input_val_en = 3`, and `Pin_Mux.io7_delay.input_val = 30` to add approximately 2.8 ns input delay into the HPS. See HPS Programmable I/O Timing Characteristics for more information.

HPS Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 81. Reduced Gigabit Media Independent Interface (RGMI) TX Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period (125 MHz)	—	8	—	ns
T _{clk} (100Base-T)	TX_CLK clock period (25 MHz)	—	40	—	ns
T _{clk} (10Base-T)	TX_CLK clock period (2.5 MHz)	—	400	—	ns
T _{dutycycle} (1000Base-T)	TX_CLK duty cycle	45	50	55	%
T _{dutycycle} (10/100Base-T)	TX_CLK duty cycle	40	50	60	%
T _d ⁽¹⁰³⁾ ⁽¹⁰⁴⁾	TXD/TX_CTL to TX_CLK output skew	–0.5	—	0.5	ns

⁽¹⁰³⁾ Rise and fall times depend on the I/O standard, drive strength, and loading. Altera recommends simulating your configuration.

⁽¹⁰⁴⁾ If you connect a PHY that does not implement clock-to-data skew, you can delay TX_CLK by 1.5–2.0 ns with the HPS I/O programmable delay, to meet the PHY's 1 ns data-to-clock skew requirement.

Figure 19. RGMII TX Timing Diagram




Table 82. RGMII RX Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
T_{clk} (1000Base-T)	RX_CLK clock period (125 MHz)	—	8	—	ns
T_{clk} (100Base-T)	RX_CLK clock period (25 MHz)	—	40	—	ns
T_{clk} (10Base-T)	RX_CLK clock period (2.5 MHz)	—	400	—	ns
$T_{duty\ cycle}$ (1000Base-T)	RX_CLK duty cycle	45	50	55	%
$T_{duty\ cycle}$ (10/100Base-T)	RX_CLK duty cycle	40	50	60	%
T_{su}	RX_D/RX_CTL to RX_CLK setup time	1	—	—	ns
$T_h^{(105)}$	RX_CLK to RX_D/RX_CTL hold time	1	—	—	ns

⁽¹⁰⁵⁾ If you connect a PHY that does not implement clock-to-data skew, you can meet the HPS EMAC's 1 ns setup time by delaying RX_CLK by 1.5–2 ns, using the HPS I/O programmable delay.

Figure 20. RGMII RX Timing Diagram





Table 83. Management Data Input/Output (MDIO) Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
F_{clk}	MDC clock frequency	—	—	2.5	MHz
T_{clk}	MDC clock period	400	—	—	ns
T_d	MDC to MDIO output data delay	10	—	300	ns
T_{su}	Setup time for MDIO data	10	—	—	ns
T_h	Hold time for MDIO data	0	—	—	ns

Figure 21. MDIO Timing Diagram



SGMII Timing Requirements

SGMII operating mode is supported through FPGA fabric using SGMII PCS soft IP and LVDS SERDES IP. Refer to the *LVDS SERDES Specifications* section for timing specifications.

SGMII+ operating mode is supported through FPGA fabric using SGMII+ PCS soft IP and serial transceiver interface. Refer to the *Transceiver Performance Specifications* section for timing specifications.

Related Information

- [LVDS SERDES Specifications](#) on page 51
- [GTS Transceiver Performance Specifications](#) on page 57

HPS I²C Timing Characteristics

Table 84. HPS I²C Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
F _{clk}	Serial clock (SCL) clock frequency	—	100	—	400	KHz
T _{clk}	Serial clock (SCL) clock period	10	—	2.5	—	μs
T _{clk_jitter}	I ² C clock output jitter	—	2	—	2	%
T _{HIGH} ⁽¹⁰⁶⁾	SCL high period	4 ⁽¹⁰⁷⁾	—	0.6 ⁽¹⁰⁸⁾	—	μs
T _{LOW} ⁽¹⁰⁹⁾	SCL low period	4.7 ⁽¹¹⁰⁾	—	1.3 ⁽¹¹¹⁾	—	μs
continued...						

⁽¹⁰⁶⁾ You can adjust T_{HIGH} using the ic_ss_scl_hcnt or ic_fs_scl_hcnt register.

⁽¹⁰⁷⁾ The recommended minimum setting for ic_ss_scl_hcnt is 428. Refer to the SCL_High_time equation in the *Hard Processor System Technical Reference Manual*.

⁽¹⁰⁸⁾ The recommended minimum setting for ic_fs_scl_hcnt is 75. Refer to the SCL_High_time equation in the *Hard Processor System Technical Reference Manual*.

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T _{SU_DAT}	Setup time for serial data line (SDA) data to SCL	0.25	—	0.1	—	μs
T _{HD_DAT} ⁽¹¹²⁾	Hold time for SCL to SDA data	0	3.15	0	0.6	μs
T _{VD_DAT} and T _{VD_ACK} ⁽¹¹³⁾	SCL to SDA output data delay	—	3.45 ⁽¹¹⁴⁾	—	0.9 ⁽¹¹⁵⁾	μs
T _{SU_STA}	Setup time for a repeated start condition	4.7	—	0.6	—	μs
T _{HD_STA}	Hold time for a repeated start condition	4	—	0.6	—	μs
T _{SU_STO}	Setup time for a stop condition	4	—	0.6	—	μs
T _{BUF}	SDA high pulse duration between STOP and START	4.7	—	1.3	—	μs
continued...						

⁽¹⁰⁹⁾ You can adjust T_{LOW} using the ic_ss_scl_lcnt or ic_fs_scl_lcnt register.

⁽¹¹⁰⁾ The recommended minimum setting for ic_ss_scl_lcnt is 464. Refer to the SCL_Low_time equation in the *Hard Processor System Technical Reference Manual*.

⁽¹¹¹⁾ The recommended minimum setting for ic_fs_scl_lcnt is 163. Refer to the SCL_Low_time equation in the *Hard Processor System Technical Reference Manual*.

⁽¹¹²⁾ T_{HD_DAT} is affected by the rise and fall time.

⁽¹¹³⁾ T_{VD_DAT} and T_{VD_ACK} are affected by the rise and fall time, as well as the SDA hold time (set by adjusting the ic_sda_hold register).

⁽¹¹⁴⁾ Use maximum SDA_HOLD = 240 to be within the specification.

⁽¹¹⁵⁾ Use maximum SDA_HOLD = 60 to be within the specification.

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
$T_{scl_r}^{(116)}$	SCL rise time	—	1,000	20	300	ns
$T_{scl_f}^{(116)}$	SCL fall time	—	300	6.54	300	ns
$T_{sda_r}^{(116)}$	SDA rise time	—	1,000	20	300	ns
$T_{sda_f}^{(116)}$	SDA fall time	—	300	6.54	300	ns

⁽¹¹⁶⁾ Rise and fall time parameters vary depending on external factors such as the characteristics of the I/O driver, pull-up resistor value, and total capacitance on the transmission line.

The diagram illustrates the timing parameters for the I2C protocol across three signal traces: SDA, SCL, and a third SDA trace. The signals are shown as waveforms with various timing intervals marked by arrows and labels. The voltage levels for the signals are indicated by horizontal dashed lines at 70% and 30% of the supply voltage.

Timing Parameters:

- T_f : Fall time of SDA and SCL signals.
- T_r : Rise time of SDA and SCL signals.
- T_{SU_DAT} : Setup time for data on SDA before SCL sampling.
- T_{HD_DAT} : Hold time for data on SDA after SCL sampling.
- T_{HD_STA} : Hold time for SCL after SDA setup.
- T_{clk} : SCL clock period.
- T_{LOW} : SCL low pulse width.
- T_{HIGH} : SCL high pulse width.
- T_{VD_DAT} : Valid data time on SDA during SCL high pulse.
- T_{SU_STA} : Setup time for SCL before SDA sampling.
- T_{HD_STA} : Hold time for SCL after SDA sampling.
- T_{VD_ACK} : Valid data time on SCL during SDA high pulse.
- T_{SU_STO} : Setup time for SDA before SCL stop.
- T_{BUF} : Buffer time for SDA after SCL stop.

HPS I³C Timing Characteristics

Table 85. HPS I³C Timing Requirements When Communicating With I²C Legacy Devices

For specification status, see the *Data Sheet Status* table

Symbol	Description	Fast Mode		Fast Mode Plus		Unit
		Min	Max	Min	Max	
f _{SCL}	Serial clock (SCL) clock frequency	0	0.4	0	1	MHz
T _{SCL}	SCL clock period	2.5	—	1	—	μs
T _{clk_jitter}	I ³ C clock output jitter	—	2	—	2	%
T _{HIGH}	SCL high period	600	—	260	—	ns
T _{DIG_H}		T _{HIGH} + T _{scl_r}	—	T _{HIGH} + T _{scl_r}	—	ns
T _{LOW}	SCL low period	1,300	—	500	—	ns
T _{DIG_L}		T _{LOW} + T _{scl_r}	—	T _{LOW} + T _{scl_r}	—	ns
T _{SU_DAT}	Setup time for serial data line (SDA) data to SCL	100	—	50	—	ns
T _{HD_DAT}	Hold time for SCL to SDA data	—	—	—	—	—
T _{SU_STA}	Setup time for a repeated start condition	600	—	260	—	ns
T _{HD_STA}	Hold time for a repeated start condition	600	—	260	—	ns
T _{SU_STO}	Setup time for a stop condition	600	—	260	—	ns
T _{BUF}	SDA high pulse duration between STOP and START	1.3	—	0.5	—	μs
T _{scl_r}	SCL rise time	20	300	—	120	ns

continued...

Symbol	Description	Fast Mode		Fast Mode Plus		Unit
		Min	Max	Min	Max	
T _{scl_f}	SCL fall time	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(117)}$	300	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(117)}$	120	ns
T _{sda_r}	SDA rise time	20	300	—	120	ns
T _{sda_f}	SDA fall time	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(117)}$	300	$20 \times (V_{CCIO_HPS} / 5.5 V)^{(117)}$	120	ns
T _{SPIKE}	Pulse width of spikes that the spike filter must suppress	0	50	0	50	ns

Table 86. HPS I³C Open Drain Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Max	Unit
T _{HIGH}	SCL high period	—	41	ns
T _{DIG_H}		—	T _{HIGH} + T _{CF}	ns
T _{HIGH_INIT} ⁽¹¹⁸⁾	SCL high period (for First Broadcast Address)	200	—	ns
T _{LOW_OD}	SCL low period	200	—	ns
T _{LOW_OD_L}		T _{LOW_ODmin} + T _{fDA_ODmin}	—	ns
T _{fDA_OD}	SDA signal fall time	T _{CF}	12	ns
T _{SU_OD}	Setup time for serial data line (SDA) data to SCL	3	—	ns
T _{CAS} ⁽¹¹⁸⁾	Clock after START Condition	38.4 ns	For ENTAS0: 1 μs	—
			For ENTAS1: 100 μs	—

continued...

⁽¹¹⁷⁾ Refer to the *HPS Power Supply Operating Conditions* section for V_{CCIO_HPS} values.

⁽¹¹⁸⁾ The controller uses this timing to send the first Broadcast Address after bus initialization, in order to disable the I²C spike filter for applicable I³C target devices.

Symbol	Description	Min	Max	Unit
			For ENTAS2: 2 ms	—
			For ENTAS3: 50 ms	—
T _{CBP}	Clock before STOP Condition	T _{CASmin} /2	—	s
T _{MMOverlap}	Current master to secondary master overlap time during handoff	T _{DIG_OD_Lmin}	—	ns
T _{AVAL}	Bus available condition	1	—	μs
T _{IDLE}	Bus IDLE condition	200	—	μs
T _{MMLock}	Time interval where new master not driving SDA Low	T _{AVALmin}	—	μs

Table 87. HPS I³C Push-Pull Timing Requirements for SDR Mode

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
f _{SCL}	Serial clock (SCL) clock frequency	0.01	12.5	12.9	MHz
T _{CLK}	SCL clock period	77.5 ns	80 ns	100 μs	—
T _{HIGH}	SCL clock high period	24	—	—	ns
T _{DIG_H}		32	—	—	ns
T _{LOW}	SCL clock low period	24	—	—	ns
T _{DIG_L}		32	—	—	ns
T _{HIGH_MIXED}	SCL clock high period for mixed bus ⁽¹¹⁹⁾	24	—	—	ns
T _{DIG_H_MIXED}		32	—	45	ns
T _{SCO}	Clock in to data out for slave	—	—	12	ns

continued...

⁽¹¹⁹⁾ During I³C communication on a mixed bus, to avoid I²C controllers from interpreting I³C signaling as valid I²C signaling, the T_{DIG_H} period must be constrained.

Symbol	Description	Min	Typ	Max	Unit
T_{CR}	SCL rise time	—	—	$150e6 \times 1/f_{SCL}$ (capped at 60 ns)	ns
T_{CF}	SCL fall time	—	—	$150e6 \times 1/f_{SCL}$ (capped at 60 ns)	ns
T_{HD_PP}	Hold time for SCL to SDA data (master)	$T_{CR} + 3$ and $T_{CF} + 3$	—	—	ns
	Hold time for SCL to SDA data (slave)	0	—	—	ns
T_{SU_PP}	SDA signal data setup time	3	—	—	ns
T_{CASr}	Clock after repeated START (Sr)	T_{CASmin}	—	—	ns
T_{CBSr}	Clock before repeated START (Sr)	$T_{CASmin} / 2$	—	—	ns
C_b	Capacitive load per bus Line (SDA/SCL)	—	—	50	pF

Figure 23. I³C Legacy Mode Timing Diagram




Figure 24. T_{DIG_H} and T_{DIG_L}




Figure 25. I³C Start Condition Timing Diagram




Figure 26. I³C Stop Condition Timing Diagram




Figure 27. I³C Start Master Out Timing Diagram




Figure 28. I³C Slave Out Timing Diagram





Figure 29. Master SDR Timing Diagram



Related Information

[HPS Power Supply Operating Conditions](#) on page 19

HPS NAND Timing Characteristics

Table 88. HPS NAND SDR Timing Requirements

Compatible with the ONFI 1.x and 2.x specifications. Compatible with the Toggle 1.x and 2.x specifications. HPS I/O supports SDR, NV-DDR protocols up to 200 MT/s.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Max	Unit
$T_{WP}^{(120)}$	Write enable pulse width	10	—	ns
$T_{WH}^{(120)}$	Write enable hold time	7	—	ns
$T_{RP}^{(120)}$	Read enable pulse width	10	—	ns
continued...				

⁽¹²⁰⁾ This timing is software programmable. Refer to the *NAND Flash Controller* chapter in the *Hard Processor System Technical Reference Manual* for more information about software-programmable timing in the NAND flash controller.

Symbol	Description	Min	Max	Unit
$T_{REH}^{(120)}$	Read enable hold time	7	—	ns
$T_{CLS}^{(120)}$	Command latch enable to write enable setup time	10	—	ns
$T_{CLH}^{(120)}$	Command latch enable to write enable hold time	5	—	ns
$T_{CS}^{(120)}$	Chip enable to write enable setup time	15	—	ns
$T_{CH}^{(120)}$	Chip enable to write enable hold time	5	—	ns
$T_{ALS}^{(120)}$	Address latch enable to write enable setup time	10	—	ns
$T_{ALH}^{(120)}$	Address latch enable to write enable hold time	5	—	ns
$T_{DS}^{(120)}$	Data to write enable setup time	7	—	ns
$T_{DH}^{(120)}$	Data to write enable hold time	5	—	ns
$T_{WB}^{(120)}$	Write enable high to R/B low	—	200	ns
T_{CEA}	Chip enable to data access time	—	100	ns
T_{REA}	Read enable to data access time	—	40	ns
T_{RHZ}	Read enable to data high impedance	—	200	ns
T_{RR}	Ready to read enable low	20	—	ns

Figure 30. NAND SDR Command Latch Timing Diagram




Figure 31. NAND SDR Address Latch Timing Diagram




Figure 32. NAND SDR Data Output Cycle Timing Diagram




Figure 33. NAND SDR Data Input Cycle Timing Diagram




Figure 34. NAND SDR Data Input Timing Diagram for Extended Data Output (EDO) Cycle




Figure 35. NAND SDR Read Status Timing Diagram




Figure 36. NAND SDR Read Status Enhanced Timing Diagram




Table 89. HPS NAND DDR Timing Requirements

Compatible with the ONFI 1.x and 2.x specifications. Compatible with the Toggle 1.x and 2.x specifications. HPS I/O supports SDR, NV-DDR protocols up to 200 MT/s.

For specification status, see the *Data Sheet Status* table

Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
t_{AC}	Access window of DQ[7:0] from CLK	3	25	ns
t_{ADL}	Address cycle to data loading time	400	—	ns
t_{CADf}	Command, address, data delay (fast) (command to command, address to address, command to	25	—	ns

continued...

Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
	address, address to command, command/address to start of data)			
t_{CADs}	Command, address, data delay (slow) (command to command, address to address, command to address, address to command, command/address to start of data)	45	—	ns
t_{CAH}	Command/address DQ hold time	2	—	ns
t_{CALH}	W/R_n, CLE, and ALE hold time	2	—	ns
t_{CALS}	W/R_n, CLE, and ALE setup time	2	—	ns
t_{CAS}	Command/address DQ setup time	2	—	ns
t_{CEH}	CE_n high hold time	20	—	ns
t_{CH}	CE_n hold time	2	—	ns
$t_{CK(avg)}$ or $t_{CK}^{(121)}$	Average clock cycle time	10	—	ns
$t_{CK(abs)}$	Absolute clock period, measured from rising edge to the next consecutive rising edge	$t_{CK(avg)} + t_{JIT(per) \min}$	$t_{CK(avg)} + t_{JIT(per) \max}$	ns
$t_{CKH(abs)}^{(122)}$	Clock cycle high	0.43	0.57	t_{CK}
$t_{CKL(abs)}^{(122)}$	Clock cycle low	0.43	0.57	t_{CK}
t_{CKWR}	Data output end to W/R_n high	$\text{RoundUp}\{[t_{DQSCK(max)} + t_{CK}] / t_{CK}\}$	—	t_{CK}
t_{CS3}	CE_n setup time for data input and data output after CE_n has been high for greater than 1 μ s	75	—	ns
continued...				

(121) $t_{CK(avg)}$ is the average clock period over any consecutive 200 cycles window.

(122) $t_{CKH(abs)}$ and $t_{CKL(abs)}$ include static offset and duty cycle jitter.

Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
t _{CS}	CE_n setup time	15	—	ns
t _{DH}	Data hold time	0.9	—	ns
t _{DPZ}	Data input pause setup time	1.5	—	t _{DSC}
t _{DQSCK}	Access window of DQS from CLK	3	25	ns
t _{DQSD}	W/R_n low to DQS/DQ driven by device	0	18	ns
t _{DQSH} ⁽¹²³⁾	DQS input high pulse width	0.4	0.6	t _{CK} or t _{DSC4}
t _{DQSHZ} ⁽¹²⁴⁾	W/R_n high to DQS/DQ tri-state by device	—	20	ns
t _{DQSL} ⁽¹²³⁾	DQS input low pulse width	0.4	0.6	t _{CK} or t _{DSC4}
t _{DQSQ}	DQS-DQ skew, DQS to last DQ valid, per access	—	0.85	ns
t _{DQSS}	Data input to first DQS latching transition	0.75	1.25	t _{CK}
t _{DS}	Data setup time	0.9	—	ns
t _{DSC}	DQS cycle time	10	—	ns
t _{DSH}	DQS falling edge to CLK rising – hold time	0.2	—	t _{CK}
t _{DSS}	DQS falling edge to CLK rising – setup time	0.2	—	t _{CK}
t _{DVW}	Output data valid window	t _{DVW} = t _{QH} - t _{DQSQ}		ns
t _{FEAT}	Busy time for Set Features and Get Features	—	1	μs
t _{HP}	Half-clock period	t _{HP} = min(t _{CKL} , t _{CKH})		ns
continued...				

(123) t_{DQSL} and t_{DQSH} are relative to t_{CK} when CLK is running. If CLK is stopped during data input, then t_{DQSL} and t_{DQSH} are relative to t_{DSC} .

(124) t_{DQSHZ} is not referenced to a specific voltage level, but specifies when the device output is no longer driving.

Symbol	Description	100 MHz (200 MT/s)		
		Min	Max	Unit
t _{ITC}	Interface and Timing Mode Change time	—	1	μs
t _{JIT(per)}	The deviation of a given t _{CK(abs)} from t _{CK(avg)}	−0.5	0.5	ns
t _{QH}	DQ-DQS hold, DQS to first DQ to go non-valid, per access	t _{QH} = t _{HP} − t _{QHS}		ns
t _{QHS}	Data hold skew factor	—	1	ns
t _{RHW}	Data output cycle to command, address, or data input cycle	100	—	ns
t _{RR}	Ready to data output cycle (data only)	20	—	ns
t _{RST} (raw NAND)	Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n	—	15/30/500	μs
t _{RST} (EZ NAND) ⁽¹²⁵⁾	Device reset time, measured from the falling edge of R/B_n to the rising edge of R/B_n	—	150/150/500	μs
t _{WB}	(WE_n high or CLK rising edge) to SR[6] low	—	100	ns
t _{WHR}	Command, address, or data input cycle to data output cycle	80	—	ns
t _{WPRE}	DQS write preamble	1.5	—	t _{CK}
t _{WPST}	DQS write postamble	1.5	—	t _{CK}
t _{WRCK}	W/R_n low to data output cycle	20	—	ns
t _{WW}	WP_n transition to command cycle	100	—	ns

⁽¹²⁵⁾ If the reset is invoked using a Reset (FFh) command then the EZ NAND device has 250 ms to complete the reset operation regardless of the timing mode. If the reset is invoked using Synchronous Reset (FCh) or a Reset LUN (FAh) command then the values are as shown.

Figure 37. NAND DDR Command Cycle Timing Diagram




Figure 38. NAND DDR Address Cycle Timing Diagram





Figure 39. NAND DDR Data Input Cycle Timing Diagram



The timing diagram illustrates the relationship between several control and data signals for the AD9080. The signals shown are CE_n , CLE , ALE , CLK , W/R_n , DQS , and $DQ[7:0]$. Key timing parameters are indicated by arrows and labels:

- t_{CS} : Setup time before CE_n goes high.
- t_{CH} : Hold time after CE_n goes high.
- t_{CAD} : Delay from CE_n to the start of the first data cycle.
- t_{CALS} : Setup and hold times for CLE and ALE relative to CLK .
- t_{CALH} : Hold time for CLE and ALE relative to CLK .
- t_{CKL} and t_{CKH} : Setup and hold times for CLK relative to CE_n .
- t_{CK} : Clock period.
- t_{CALH} : Setup time for W/R_n relative to CLK .
- t_{DQSS} : Setup time for DQS relative to CLK .
- t_{DSC} : Delay from DQS to the first data cycle.
- t_{DSS} : Setup time for DQS relative to CLK .
- t_{DQH} and t_{DQSL} : Hold times for DQS relative to CLK .
- t_{WPST} : Delay from DQS to the last data cycle.
- t_{DS} and t_{DH} : Setup and hold times for $DQ[7:0]$ relative to CLK .
- t_{CAD} starts for next non-idle cycle: Delay from CE_n to the start of the next data cycle.

Figure 41. NAND DDR Data Input Cycle Timing Diagram (CLK Stopped with Data Pause)




Figure 42. NAND DDR Data Output Cycle Timing Diagram





Figure 43. NAND DDR W/R_n Timing Diagram



The timing diagram illustrates the relationship between several control and data signals over time. The signals shown are:

- CE_n**: Chip Enable, active low.
- CLE**: Command Latch Enable, active low.
- ALE**: Address Latch Enable, active low.
- CLK**: Clock signal.
- W/R_n**: Write/Read strobe, active low.
- DQS**: Data Strobe signal.
- DQ[7:0]**: Data bus signals.

Key timing parameters indicated by arrows include:

- t_{CS}**, **t_{CALS}**, **t_{CAD}**, **t_{CAH}**, **t_{WHR}**, **t_{CKL}**, **t_{CKH}**, **t_{CK}**, **t_{DQSHZ}**, **t_{DQSK}**, **t_{AC}**, **t_{DVW}**, **t_{CH}**, **t_{DQSQ}**, **t_{QH}**.

The diagram also shows specific data values like "70h" and "D₀" on the DQ[7:0] bus during certain operations.


Table 90. Trace Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
F _{clk}	Trace clock frequency	—	—	200	MHz
T _{clk}	Trace clock period	5	—	—	ns
continued...					

Symbol	Description	Min	Typ	Max	Unit
$T_{\text{clk_jitter}}$	Trace clock output jitter	—	—	2	%
$T_{\text{dutycycle}}$	Trace clock maximum duty cycle	45	50	55	%
T_d	T_{clk} to D0–D15 output data delay	–0.5	—	1.3	ns

Figure 45. Trace Timing Diagram



HPS GPIO Interface

The general-purpose I/O (GPIO) interface has debounce circuitry included to remove signal glitches. The debounce clock frequency ranges from 125 Hz to 32 kHz. The minimum pulse width is 1 debounce clock cycle and the minimum detectable GPIO pulse width is 62.5 μs (at 32 kHz).

If the external signal is driven into the GPIO for less than one clock cycle, the external signal is filtered. If the external signal is between one and two clock cycles, the external signal may or may not be filtered depending on the phase of the signal. If the external signal is more than two clock cycles, the external signal is not filtered.

The GPIO modules provided in the HPS include optional debounce capabilities. The external signal can be debounced to remove any spurious glitches that are less than one period of the external debouncing clock, `gpio_db_clk`.


HPS JTAG Timing Characteristics

Table 91. HPS JTAG Timing Requirements

For specification status, see the *Data Sheet Status* table

Symbol	Description	Min	Typ	Max	Unit
F_{JCP}	TCK clock frequency	—	—	33.33	MHz
t_{JCP}	TCK clock period	30	—	—	ns
t_{JCH}	TCK clock high time	20	—	—	ns
t_{JCL}	TCK clock low time	20	—	—	ns
t_{JPSU} (TDI)	TDI JTAG port setup time	5	—	—	ns
t_{JPSU} (TMS)	TMS JTAG port setup time	5	—	—	ns
t_{JPH}	JTAG port hold time	0.5	—	—	ns
t_{JPCO}	JTAG port clock to output	0	—	8	ns
t_{JPZX}	JTAG port high impedance to valid output	—	—	10	ns
t_{JPXZ}	JTAG port valid output to high impedance	—	—	10	ns

Figure 46. HPS JTAG Timing Diagram



HPS Programmable I/O Timing Characteristics

Table 92. HPS Programmable I/O Delay (Output Path)

For specification status, see the *Data Sheet Status* table

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
ZERO_CHAIN_DELAY	0	0	Intrinsic I/O delay. Bypasses the delay chain	—	0	—	ps
CHAIN_DELAY	1	0	Intrinsic I/O delay + Minimum + 0 × Chain Delay	—	0	—	ps
ONE_CHAIN_DELAY	1	1	Intrinsic I/O delay + Minimum + 1 × Chain Delay	—	208	—	ps
TWO_CHAIN_DELAY	1	2	Intrinsic I/O delay + Minimum + 2 × Chain Delay	—	353	—	ps
THREE_CHAIN_DELAY	1	3	Intrinsic I/O delay + Minimum + 3 × Chain Delay	—	413	—	ps
FOUR_CHAIN_DELAY	1	4	Intrinsic I/O delay + Minimum + 4 × Chain Delay	—	524	—	ps
FIVE_CHAIN_DELAY	1	5	Intrinsic I/O delay + Minimum + 5 × Chain Delay	—	623	—	ps
SIX_CHAIN_DELAY	1	6	Intrinsic I/O delay + Minimum + 6 × Chain Delay	—	744	—	ps
SEVEN_CHAIN_DELAY	1	7	Intrinsic I/O delay + Minimum + 7 × Chain Delay	—	878	—	ps
EIGHT_CHAIN_DELAY	1	8	Intrinsic I/O delay + Minimum + 8 × Chain Delay	—	977	—	ps
continued...							

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
NINE_CHAIN_DELAY	1	9	Intrinsic I/O delay + Minimum + 9 × Chain Delay	—	1,067	—	ps
TEN_CHAIN_DELAY	1	10	Intrinsic I/O delay + Minimum + 10 × Chain Delay	—	1,170	—	ps
ELEVEN_CHAIN_DELAY	1	11	Intrinsic I/O delay + Minimum + 11 × Chain Delay	—	1,309	—	ps
TWELVE_CHAIN_DELAY	1	12	Intrinsic I/O delay + Minimum + 12 × Chain Delay	—	1,366	—	ps
THIRTEEN_CHAIN_DELAY	1	13	Intrinsic I/O delay + Minimum + 13 × Chain Delay	—	1,499	—	ps
FOURTEEN_CHAIN_DELAY	1	14	Intrinsic I/O delay + Minimum + 14 × Chain Delay	—	1,604	—	ps
FIFTEEN_CHAIN_DELAY	1	15	Intrinsic I/O delay + Minimum + 15 × Chain Delay	—	1,760	—	ps
—	1	[16:30]	INVALID	—	—	—	—
—	2	—	INVALID	—	—	—	—
—	3	[0:15]	INVALID	—	—	—	—
SIXTEEN_CHAIN_DELAY	3	16	Intrinsic I/O delay + Minimum + 16 × Chain Delay	—	1,994	—	ps
SEVENTEEN_CHAIN_DELAY	3	17	Intrinsic I/O delay + Minimum + 17 × Chain Delay	—	2,038	—	ps
EIGHTEEN_CHAIN_DELAY	3	18	Intrinsic I/O delay + Minimum + 18 × Chain Delay	—	2,169	—	ps
continued...							

Name	output_val_en	output_val	Description	Min	Typ	Max	Unit
NINETEEN_CHAIN_DELAY	3	19	Intrinsic I/O delay + Minimum + 19 × Chain Delay	—	2,260	—	ps
TWENTY_CHAIN_DELAY	3	20	Intrinsic I/O delay + Minimum + 20 × Chain Delay	—	2,433	—	ps
TWENTYONE_CHAIN_DELAY	3	21	Intrinsic I/O delay + Minimum + 21 × Chain Delay	—	2,476	—	ps
TWENTYTWO_CHAIN_DELAY	3	22	Intrinsic I/O delay + Minimum + 22 × Chain Delay	—	2,645	—	ps
TWENTYTHREE_CHAIN_DELAY	3	23	Intrinsic I/O delay + Minimum + 23 × Chain Delay	—	2,684	—	ps
TWENTYFOUR_CHAIN_DELAY	3	24	Intrinsic I/O delay + Minimum + 24 × Chain Delay	—	2,858	—	ps
TWENTYFIVE_CHAIN_DELAY	3	25	Intrinsic I/O delay + Minimum + 25 × Chain Delay	—	2,907	—	ps
TWENTYSIX_CHAIN_DELAY	3	26	Intrinsic I/O delay + Minimum + 26 × Chain Delay	—	3,054	—	ps
TWENTYSEVEN_CHAIN_DELAY	3	27	Intrinsic I/O delay + Minimum + 27 × Chain Delay	—	3,123	—	ps
TWENTYEIGHT_CHAIN_DELAY	3	28	Intrinsic I/O delay + Minimum + 28 × Chain Delay	—	3,259	—	ps
TWENTYNINE_CHAIN_DELAY	3	29	Intrinsic I/O delay + Minimum + 29 × Chain Delay	—	3,301	—	ps
THIRTY_CHAIN_DELAY	3	30	Intrinsic I/O delay + Minimum + 30 × Chain Delay	—	3,488	—	ps

Table 93. HPS Programmable I/O Delay (Input Path)

For specification status, see the *Data Sheet Status* table

Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
ZERO_CHAIN_DELAY	0	0	Intrinsic I/O delay. Bypasses the delay chain	—	0	—	ps
CHAIN_DELAY	1	0	Intrinsic I/O delay + Minimum + 0 × Chain Delay	—	0	—	ps
ONE_CHAIN_DELAY	1	1	Intrinsic I/O delay + Minimum + 1 × Chain Delay	—	208	—	ps
TWO_CHAIN_DELAY	1	2	Intrinsic I/O delay + Minimum + 2 × Chain Delay	—	353	—	ps
THREE_CHAIN_DELAY	1	3	Intrinsic I/O delay + Minimum + 3 × Chain Delay	—	413	—	ps
FOUR_CHAIN_DELAY	1	4	Intrinsic I/O delay + Minimum + 4 × Chain Delay	—	524	—	ps
FIVE_CHAIN_DELAY	1	5	Intrinsic I/O delay + Minimum + 5 × Chain Delay	—	623	—	ps
SIX_CHAIN_DELAY	1	6	Intrinsic I/O delay + Minimum + 6 × Chain Delay	—	744	—	ps
SEVEN_CHAIN_DELAY	1	7	Intrinsic I/O delay + Minimum + 7 × Chain Delay	—	878	—	ps
EIGHT_CHAIN_DELAY	1	8	Intrinsic I/O delay + Minimum + 8 × Chain Delay	—	977	—	ps
NINE_CHAIN_DELAY	1	9	Intrinsic I/O delay + Minimum + 9 × Chain Delay	—	1,067	—	ps
continued...							

Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
TEN_CHAIN_DELAY	1	10	Intrinsic I/O delay + Minimum + 10 × Chain Delay	—	1,170	—	ps
ELEVEN_CHAIN_DELAY	1	11	Intrinsic I/O delay + Minimum + 11 × Chain Delay	—	1,309	—	ps
TWELVE_CHAIN_DELAY	1	12	Intrinsic I/O delay + Minimum + 12 × Chain Delay	—	1,366	—	ps
THIRTEEN_CHAIN_DELAY	1	13	Intrinsic I/O delay + Minimum + 13 × Chain Delay	—	1,499	—	ps
FOURTEEN_CHAIN_DELAY	1	14	Intrinsic I/O delay + Minimum + 14 × Chain Delay	—	1,604	—	ps
FIFTEEN_CHAIN_DELAY	1	15	Intrinsic I/O delay + Minimum + 15 × Chain Delay	—	1,760	—	ps
—	1	[16:30]	INVALID	—	—	—	—
—	2	—	INVALID	—	—	—	—
—	3	[0:15]	INVALID	—	—	—	—
SIXTEEN_CHAIN_DELAY	3	16	Intrinsic I/O delay + Minimum + 16 × Chain Delay	—	1,994	—	ps
SEVENTEEN_CHAIN_DELAY	3	17	Intrinsic I/O delay + Minimum + 17 × Chain Delay	—	2,038	—	ps
EIGHTEEN_CHAIN_DELAY	3	18	Intrinsic I/O delay + Minimum + 18 × Chain Delay	—	2,169	—	ps
NINETEEN_CHAIN_DELAY	3	19	Intrinsic I/O delay + Minimum + 19 × Chain Delay	—	2,260	—	ps
continued...							

Name	input_val_en	input_val	Description	Min	Typ	Max	Unit
TWENTY_CHAIN_DELAY	3	20	Intrinsic I/O delay + Minimum + 20 × Chain Delay	—	2,433	—	ps
TWENTYONE_CHAIN_DELAY	3	21	Intrinsic I/O delay + Minimum + 21 × Chain Delay	—	2,476	—	ps
TWENTYTWO_CHAIN_DELAY	3	22	Intrinsic I/O delay + Minimum + 22 × Chain Delay	—	2,645	—	ps
TWENTYTHREE_CHAIN_DELAY	3	23	Intrinsic I/O delay + Minimum + 23 × Chain Delay	—	2,684	—	ps
TWENTYFOUR_CHAIN_DELAY	3	24	Intrinsic I/O delay + Minimum + 24 × Chain Delay	—	2,858	—	ps
TWENTYFIVE_CHAIN_DELAY	3	25	Intrinsic I/O delay + Minimum + 25 × Chain Delay	—	2,907	—	ps
TWENTYSIX_CHAIN_DELAY	3	26	Intrinsic I/O delay + Minimum + 26 × Chain Delay	—	3,054	—	ps
TWENTYSEVEN_CHAIN_DELAY	3	27	Intrinsic I/O delay + Minimum + 27 × Chain Delay	—	3,123	—	ps
TWENTYEIGHT_CHAIN_DELAY	3	28	Intrinsic I/O delay + Minimum + 28 × Chain Delay	—	3,259	—	ps
TWENTYNINE_CHAIN_DELAY	3	29	Intrinsic I/O delay + Minimum + 29 × Chain Delay	—	3,301	—	ps
THIRTY_CHAIN_DELAY	3	30	Intrinsic I/O delay + Minimum + 30 × Chain Delay	—	3,488	—	ps

You can program the number of delay steps by adjusting the I/O Delay register (io0_delay through io47_delay for I/Os 0 through 47).

Configuration Specifications

General Configuration Timing Specifications

Table 94. General Configuration Timing Specifications


For specification status, see the *Data Sheet Status* table

Symbol	Description	Requirement		Unit
		Min	Max	
t _{CF12ST1}	nCONFIG high to nSTATUS high	—	20	ms
t _{CF02ST0} ⁽¹²⁶⁾	nCONFIG low to nSTATUS low	—	400	ms
t _{ST0}	nSTATUS low pulse during configuration error	0.5	10	ms
t _{CD2UM} ⁽¹²⁷⁾	CONF_DONE high to user mode	—	5	ms
t _{ST12CF0}	Minimum time to drive nCONFIG from high to low after nSTATUS transitions from low to high	0	—	ms
t _{ST02CF1}	Minimum time to drive nCONFIG from low to high after nSTATUS transitions from high to low	0	—	ms

⁽¹²⁶⁾ You need to drive nCONFIG low pulse by referring to maximum value if nSTATUS cannot be monitored by host.

⁽¹²⁷⁾ This specification is the initialization time that indicates the time from CONF_DONE signal goes high to INIT_DONE signal goes high.

Figure 47. General Configuration Timing Diagram



POR Specifications

POR delay is defined as the delay between the last power rail monitored by the POR circuitry from Group 2B to reach the minimum operating condition voltage to the time your device is ready to begin configuration.

Table 95. POR Delay Specifications

For specification status, see the *Data Sheet Status* table

POR Delay	Minimum	Maximum	Unit
AS (Normal mode), AVST ×8, AVST ×16	11.5	20.2	ms
AS (Fast mode)	1.5	7.6	ms

External Configuration Clock Source Requirements

Table 96. External Configuration Clock Source (OSC_CLK_1) Clock Input Requirements

For specification status, see the *Data Sheet Status* table

Description	External Clock Source	Min	Typ	Max	Unit
Clock input frequency ⁽¹²⁸⁾	Powered by V _{CCIO_SDM}	25/100/125			MHz
Clock input peak-to-peak period jitter tolerance		—	—	2	%
Clock input duty cycle		45	50	55	%

JTAG Configuration Timing

Table 97. JTAG Timing Parameters and Values

For specification status, see the *Data Sheet Status* table


Symbol	Description	Requirement		Unit
		Minimum	Maximum	
t _{JCP}	TCK clock period	30	—	ns
t _{JCH}	TCK clock high time	14	—	ns
t _{JCL}	TCK clock low time	14	—	ns
t _{JPSU (TDI)} ⁽¹²⁹⁾	TDI JTAG port setup time	2	—	ns
t _{JPSU (TMS)} ⁽¹²⁹⁾	TMS JTAG port setup time	3	—	ns
t _{JPH} ⁽¹²⁹⁾	JTAG port hold time	5	—	ns
continued...				

⁽¹²⁸⁾ The acceptable clock frequencies are 25 MHz, 100 MHz, and 125 MHz only. You must match the external configuration clock frequency on the OSC_CLK_1 pin to the configuration clock source assignment in the Quartus Prime software. Other frequencies in the range are not supported.

⁽¹²⁹⁾ For boundary-scan testing, the TMS and TDI JTAG ports minimum setup time and hold time are 7 ns.

Symbol	Description	Requirement		Unit
		Minimum	Maximum	
t_{JPCO}	JTAG port clock to output	—	7 ⁽¹³⁰⁾	ns
t_{JPZX}	JTAG port high impedance to valid output	—	14	ns
t_{JPXZ}	JTAG port valid output to high impedance	—	14	ns

Figure 48. JTAG Timing Diagram



AS Configuration Timing

Table 98. AS Timing Parameters

Altera recommends performing trace length matching for nCS0 and AS_DATA pins to AS_CLK to minimize the skew.

For specification status, see the *Data Sheet Status* table

Symbol	Description	Minimum	Typical	Maximum	Unit
$T_{clk}^{(131)}$	AS_CLK clock period	—	6.02	—	ns
$T_{duty\ cycle}$	AS_CLK duty cycle	45	50	55	%
continued...					


(130) Capacitance loading at 10 pF.

Symbol	Description	Minimum	Typical	Maximum	Unit
T_{dcfsrs}	AS_nCS0[3:0] asserted to first AS_CLK edge	8.5 ⁽¹³²⁾	—	—	ns
T_{dcslst}	Last AS_CLK edge to AS_nCS0[3:0] deasserted	6.8 ⁽¹³²⁾	—	—	ns
T_{do} ⁽¹³³⁾	AS_DATA[3:0] output delay	-0.6	—	0.6	ns
T_{ext_delay} ⁽¹³⁴⁾ ⁽¹³⁵⁾ ⁽¹³⁶⁾	Total external propagation delay on AS signals	—	—	13.5	ns
continued...					

- (131) AS_CLK f_{MAX} has dependency on the maximum board loading. For AS single device configuration or AS using multiple serial flash devices configuration, use the equations in T_{do} and T_{ext_delay} notes to ensure your board has sufficient timing margin to meet flash setup/hold time specifications and AS timing specifications in this data sheet. For AS using multiple serial flash devices, refer to the *Configuration User Guide* for the recommended AS_CLK frequency and maximum board loading.
- (132) AS operating at maximum clock frequency = 166 MHz. The delay is larger when operating at AS clock frequency lower than 166 MHz.
- (133) Load capacitance for DCLK = 10 pF and AS_DATA = 18 pF. Altera recommends obtaining the T_{do} for a given link (including receiver, transmission lines, connectors, termination resistors, and other components) through IBIS or HSPIC simulation. To analyze flash setup time,
- $T_{su} = T_{clk}/2 - T_{do(max)} + T_{bd_clk} - T_{bd_data(max)}$
 - $T_{ho} = T_{clk}/2 + T_{do(min)} - T_{bd_clk} + T_{bd_data(min)}$
- (134) $T_{ext_delay} = T_{bd_clk} + T_{co} + T_{bd_data} + T_{add}$
- T_{bd_clk} : Propagation delay for AS_CLK between FPGA and flash device.
 - T_{co} : Output hold time and clock low to output valid of flash device. This delay must be used to ensure T_{ext_delay} is within the minimum and maximum specification values.
 - T_{bd_data} : Propagation delay for AS_DATA bus between FPGA and flash device.
 - T_{add} : Propagation delay for active/passive components on AS_DATA interfaces.
- (135) T_{ext_delay} specification is based on AS_CLK = 166 MHz. The value can be larger at lower AS_CLK frequency.
- (136) Meeting T_{ext_delay} timing specifications indicates that the AS_DATA setup/hold timing is met.


Symbol	Description	Minimum	Typical	Maximum	Unit
T_{dcsb2b}	Minimum delay of slave select deassertion between two back-to-back transfers	62	—	—	ns
Skew (AS_CLK – AS_nCS0)	Maximum skew tolerance between nCS0 and AS_CLK	$T_{su_ncso} - T_{dcsfrs} < \text{Skew (AS_CLK – AS_nCS0)} < \text{AS_CLK}/2 + T_{dcslst} - T_{ho_ncso}$ ⁽¹³⁷⁾			ns
Skew (AS_CLK – AS_DATA)	Maximum skew tolerance between AS_CLK and AS_DATA	$-\text{AS_CLK}/2 + T_{do(max)} + T_{su} < \text{Skew (AS_CLK – AS_DATA)} < \text{AS_CLK}/2 + T_{do(min)} - T_{ho}$ ⁽¹³⁷⁾			ns

Figure 49. AS Configuration Serial Output Timing Diagram



- (137)
- T_{su} = Data setup time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{ho} = Data hold time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{do} = AS_DATA[3:0] output delay. Refer to the specification in this table.
 - AS_CLK = AS_CLK clock period.
 - T_{su_ncso} = Chip select setup time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{ho_ncso} = Chip select hold time required by the quad SPI flash. Refer to your quad SPI flash datasheet.
 - T_{dcsfrs} = AS_nCS0[3:0] asserted to first AS_CLK edge. Refer to the specification in this table.
 - T_{dcslst} = Last AS_CLK edge to AS_nCS0[3:0] deasserted. Refer to the specification in this table.

Figure 50. AS Configuration Serial Input Timing Diagram



Avalon Streaming Configuration Timing


Table 99. Avalon Streaming Timing Parameters for x8 and x16 Configurations

For specification status, see the *Data Sheet Status* table

Symbol	Description	Minimum	Unit
t_{ACKH}	AVST_CLK high time	3.6	ns
t_{ACKL}	AVST_CLK low time	3.6	ns
t_{ACKP}	AVST_CLK period	8	ns
$t_{ADSU}^{(138)}$	AVST_DATA setup time before rising edge of AVST_CLK	2.1	ns
$t_{ADH}^{(138)}$	AVST_DATA hold time after rising edge of AVST_CLK	0.1	ns
t_{AVSU}	AVST_VALID setup time before rising edge of AVST_CLK	2.1	ns
t_{AVDH}	AVST_VALID hold time after rising edge of AVST_CLK	0	ns

(138) Data sampled by the FPGA (sink) at the next rising clock edge.

Figure 51. Avalon Streaming Configuration Timing Diagram



Configuration Bit Stream Sizes

Table 100. Configuration Bit Stream Sizes

Configuration bit stream sizes shown in this table are based on worst-case scenarios. The sizes are typically substantially smaller because of the use of the Altera bit stream compression. The Altera bit stream compression efficiency has dependency on your design complexity.

128 Mb quad SPI flash size is adequate to store the periphery image.

For specification status, see the *Data Sheet Status* table

Variant	Compressed Configuration Bit Stream Size (Mbits)
A3C 025, A3C 050, A3C 065	38
A3C 100, A3C 135	62

I/O Timing

I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer.

The Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Programmable IOE Delay

Table 101. Programmable IOE Delay Specifications




For specification status, see the *Data Sheet Status* table

Parameter	Maximum Offset	Minimum Offset	Fast Model	Slow Model		Unit
			Extended, Industrial	-E6S, -I6S	-E7S, -I7S	
Input Delay Chain (INPUT_DELAY_CHAIN)	63	0	1.798	4.906	6.304	ns
Output Delay Chain (OUTPUT_DELAY_CHAIN)	15	0	0.435	1.204	1.554	ns
Output Enable Delay Chain (OUTPUT_EENABLE_DELAY_CHAIN)	15	0	0.436	1.204	1.553	ns

Glossary

Table 102. Glossary

Term	Definition
Differential I/O Standards	Receiver Input Waveforms
continued...	

Term	Definition
	Single-Ended Waveform  Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground Differential Waveform  p - n = 0 V V_{ID} Transmitter Output Waveforms Single-Ended Waveform  Positive Channel (p) = V_{OH} Negative Channel (n) = V_{OL} Ground Differential Waveform  p - n = 0 V V_{OD}
f_{HSCLK}	I/O PLL input clock frequency.
f_{HSDR}	LVDS SERDES block—maximum/minimum LVDS data transfer rate ($f_{HSDR} = 1/T_{UI}$), non-DPA.
$f_{HSDRDPA}$	LVDS SERDES block—maximum/minimum LVDS data transfer rate ($f_{HSDRDPA} = 1/T_{UI}$), DPA.
J (SERDES factor)	LVDS SERDES block—deserialization factor (width of parallel data bus).
JTAG Timing Specifications	JTAG Timing Specifications:
continued...	

Term	Definition
R_L	Receiver differential input discrete resistor (external to the device).
Sampling window (SW)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:
Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing. Single-Ended Voltage Referenced I/O Standard

continued...

Term	Definition
t_c	High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
t_{DUTY}	LVDS SERDES block—duty cycle on high-speed transmitter output clock.
t_{FALL}	Signal high-to-low transition time (80–20%).
t_{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input.
t_{OUTPJ_IO}	Period jitter on the GPIO driven by a PLL.
t_{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL.
t_{RISE}	Signal low-to-high transition time (20–80%).
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w$).
$V_{CM(DC)}$	DC Common mode input voltage.
V_{ICM}	Input Common mode voltage—the common mode of the differential signal at the receiver.
$V_{ICM(DC)}$	$V_{CM(DC)}$ DC Common mode input voltage.
V_{ID}	Input differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
$V_{DIF(AC)}$	AC differential input voltage—minimum AC input differential voltage required for switching.
$V_{DIF(DC)}$	DC differential input voltage—minimum DC input differential voltage required for switching.
continued...	

Term	Definition
V _{IH}	Voltage input high—the minimum positive voltage applied to the input which is accepted by the device as a logic high.
V _{IH(AC)}	High-level AC input voltage.
V _{IH(DC)}	High-level DC input voltage.
V _{IL}	Voltage input low—the maximum positive voltage applied to the input which is accepted by the device as a logic low.
V _{IL(AC)}	Low-level AC input voltage.
V _{IL(DC)}	Low-level DC input voltage.
V _{OCM}	Output Common mode voltage—the common mode of the differential signal at the transmitter.
V _{OD}	Output differential voltage swing—the difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.
V _{SWING}	Differential input voltage.
V _{OX}	Output differential cross point voltage.
V _{IX(AC)}	V _{IX} Input differential cross point voltage.
W	LVDS SERDES block—Clock Boost Factor.

Document Revision History for the Agilex 3 FPGAs and SoCs Device Data Sheet

Document Version	Changes
2025.08.11	- Updated the specifications for TCK clock frequency (F_{JCP}) and TCK clock period (t_{JCP}) in the <i>HPS JTAG Timing Requirements</i> table. - Added description to the <i>System PLL Reference Clock (Using HVIO) Specifications</i> table. - Added Insertion Loss specification to the <i>Receiver Electrical Specifications</i> table. - Added Input clock or external feedback clock input duty cycle (t_{EINDUTY}) parameter in the <i>I/O PLL Specifications</i> table. - Updated the maximum specifications for Input clock frequency source (-6S and -7S) in the <i>I/O PLL Specifications</i> table. - Updated the bit stream sizes for the variants in the <i>Configuration Bit Stream Sizes</i> table. - Revised the <i>HPS and SDM DC Characteristics</i> and <i>HPS and SDM I/O Standard Specifications</i>, organizing them into individual sections: — <i>HPS I/O DC Characteristics</i> — <i>SDM I/O DC Characteristics</i> — <i>HPS I/O Standard Specifications</i> — <i>SDM I/O Standard Specifications</i>

continued...

Document Version	Changes
	- Updated the maximum specifications for Clock Frequency $f_{\text{HCLK_in}}$(input clock frequency) SLVS400 I/O Standards in the <i>Agilex 3 FPGAs LVDS SERDES Specifications</i> table. - Updated the specifications in the <i>Programmable IOE Delay Specifications</i> table. - Updated the conditions of Tri-stated pin to V_O in the <i>HVIO Pin Leakage Current</i> table. - Added footnote about receiver compliance to the V_{OH} in the <i>MIPI D-PHY Low-Power I/O Standards Specifications</i> table. - Updated the HDMI 2.1 Lane rate specifications in the <i>Electrical Compliance List</i> table. - Updated the fixed point multiplication modes specifications in the <i>Agilex 3 FPGAs DSP Block Performance Specifications for Single DSP Block</i> and <i>Agilex 3 FPGAs DSP Block Performance Specifications for Multiple DSP Blocks</i> tables - Updated the MLAB and M20K block memory specifications (-6S and -7S) in the <i>Agilex 3 FPGAs Memory Block Performance Specifications</i> table.
2025.04.28	Initial release.