

# CRYSTAL OSCILLATOR (XO) 100 kHz to 250 MHz

#### **Features**

- Supports any frequency from 100 kHz to 250 MHz
- Low jitter operation
- 2 to 4 week lead times
- Total stability includes 10-year aging
- Comprehensive production test coverage includes crystal ESR and ■ DLD
- On-chip LDO regulator for power supply noise filtering

- 3.3, 2.5, or 1.8 V operation
- Differential (LVPECL, LVDS, HCSL) or CMOS output options
- Optional integrated 1:2 CMOS fanout buffer
- Runt suppression on OE and power on
- Industry standard 5 x 7, 3.2 x 5, and 2.5 x 3.2 mm packages
- Pb-free, RoHS compliant
- -40 to 85 °C operation

### **Applications**


- SONET/SDH/OTN
- Gigabit Ethernet
- Fibre Channel/SAS/SATA
- PCI Express

- 3G-SDI/HD-SDI/SDI
- Telecom
- Switches/routers
- FPGA/ASIC clock generation


### **Description**

The Si510/511 XO utilizes Skyworks Solutions' advanced DSPLL technology to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO where a different crystal is required for each output frequency, the Si510/511 uses one fixed crystal and Skyworks Solutions' proprietary DSPLL synthesizer to generate any frequency across this range. This IC-based approach allows the crystal resonator to provide enhanced reliability, improved mechanical robustness, and excellent stability. In addition, this solution provides superior supply noise rejection, simplifying low jitter clock generation in noisy environments. Crystal ESR and DLD are individually production-tested to guarantee performance and enhance reliability. The Si510/511 is factory-configurable for a wide variety of user specifications, including frequency, supply voltage, output format, output enable polarity, and stability. Specific configurations are factory-programmed at time of shipment, eliminating long lead times and non-recurring engineering charges associated with custom frequency oscillators.

### **Functional Block Diagram**







# Si510/511

# TABLE OF CONTENTS

Section	age
1. Electrical Specifications	
2. Solder Reflow and Rework Requirements for 2.5x3.2 mm Packages	11
3. Pin Descriptions	12
3.1. Dual CMOS Buffer	13
4. Ordering Information	14
5. Si510/511 Mark Specification	15
6. Package Outline Diagram: 5 x 7 mm, 4-pin	
7. PCB Land Pattern: 5 x 7 mm, 4-pin	
8. Package Outline Diagram: 5 x 7 mm, 6-pin	
9. PCB Land Pattern: 5 x 7 mm, 6-pin	
10. Package Outline Diagram: 3.2 x 5 mm, 4-pin	
11. PCB Land Pattern: 3.2 x 5 mm, 4-pin	
12. Package Outline Diagram: 3.2 x 5 mm, 6-Pin	
13. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin	
14. Package Outline Diagram: 2.5 x 3.2 mm, 4-pin	
15. PCB Land Pattern: 2.5 x 3.2 mm, 4-pin	
16. Package Outline Diagram: 2.5 x 3.2 mm, 6-pin	
17. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin	
Revision History	
Contact Information	

# 1. Electrical Specifications

**Table 1. Operating Specifications** 

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = –40 to +85  $^{o}C$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage	$V_{DD}$	3.3 V option	2.97	3.3	3.63	V
		2.5 V option	2.25	2.5	2.75	V
		1.8 V option	1.71	1.8	1.89	V
Supply Current	I <sub>DD</sub>	CMOS, 100 MHz, single-ended	_	21	26	mA
		LVDS (output enabled)	_	19	23	mA
		LVPECL (output enabled)	_	39	43	mA
		HCSL (output enabled)	_	41	44	mA
		Tristate (output disabled)	_	_	18	mA
OE "1" Setting	V <sub>IH</sub>	See Note	0.80 x V <sub>DD</sub>	_	_	V
OE "0" Setting	V <sub>IL</sub>	See Note	_	_	0.20 x V <sub>DD</sub>	V
OE Internal Pull-Up/Pull- Down Resistor <sup>*</sup>	R <sub>I</sub>		_	45	_	kΩ
Operating Temperature	T <sub>A</sub>		-40	_	85	°C

<sup>\*</sup>Note: Active high and active low polarity OE options available. Active high option includes an internal pull-up.

Active low option includes an internal pull-down. See ordering information on page 14.

### **Table 2. Output Clock Frequency Characteristics**

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = –40 to +85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Nominal Frequency	F <sub>O</sub>	CMOS, Dual CMOS	0.1		212.5	MHz
	F <sub>O</sub>	LVDS/LVPECL/HCSL	0.1		250	MHz
Total Stability*		Frequency Stability Grade C	-30		+30	ppm
		Frequency Stability Grade B	-50	_	+50	ppm
		Frequency Stability Grade A	-100	_	+100	ppm
Temperature Stability		Frequency Stability Grade C	-20		+20	ppm
		Frequency Stability Grade B	-25		+25	ppm
		Frequency Stability Grade A	-50		+50	ppm
Startup Time	T <sub>SU</sub>	$\begin{array}{c} \text{Minimum V}_{DD} \text{ until output} \\ \text{frequency (F}_{O}) \text{ within specification} \end{array}$	_	_	10	ms
Disable Time	T <sub>D</sub>	F <sub>O</sub> ≥ 10 MHz	_		5	μs
		F <sub>O</sub> < 10 MHz	_	_	40	μs
Enable Time	T <sub>E</sub>	F <sub>O</sub> ≥ 10 MHz	_	_	20	μs
		F <sub>O</sub> < 10 MHz			60	μs

\*Note: Total stability includes initial accuracy, operating temperature, supply voltage change, load change, shock and vibration (not under operation), and 10 years aging at 40 °C.

**Table 3. Output Clock Levels and Symmetry** 

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = –40 to +85  $^{o}C$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
CMOS Output Logic High	V <sub>OH</sub>		0.85 x V <sub>DD</sub>	_	_	V
CMOS Output Logic Low	V <sub>OL</sub>		_		0.15 x V <sub>DD</sub>	V
CMOS Output Logic	I <sub>OH</sub>	3.3 V	-8		_	mA
High Drive		2.5 V	-6	_	_	mA
		1.8 V	-4	_	_	mA
CMOS Output Logic	I <sub>OL</sub>	3.3 V	8		_	mA
Low Drive		2.5 V	6	_	_	mA
		1.8 V	4	_	_	mA
CMOS Output Rise/Fall Time	T <sub>R</sub> /T <sub>F</sub>	0.1 to 212.5 MHz, C <sub>L</sub> = 15 pF	0.45	0.8	1.2	ns
(20 to 80% V <sub>DD</sub> )		0.1 to 212.5 MHz, C <sub>L</sub> = no load	0.3	0.6	0.9	ns
LVPECL Output Rise/Fall Time (20 to 80% VDD)	T <sub>R</sub> /T <sub>F</sub>		100	<del></del>	565	ps
HCSL Output Rise/Fall Time (20 to 80% VDD)	T <sub>R</sub> /T <sub>F</sub>		100	_	470	ps
LVDS Output Rise/Fall Time (20 to 80% VDD)	T <sub>R</sub> /T <sub>F</sub>		350	_	800	ps
LVPECL Output Common Mode	V <sub>OC</sub>	50 $\Omega$ to V <sub>DD</sub> $-$ 2 V, single-ended	_	V <sub>DD</sub> – 1.4 V	_	V
LVPECL Output Swing	V <sub>O</sub>	50 $\Omega$ to V <sub>DD</sub> $-$ 2 V, single-ended	0.55	0.8	0.90	V <sub>PPSE</sub>
LVDS Output Common Mode	V <sub>OC</sub>	100 $\Omega$ line-line $V_{DD} = 3.3/2.5 \text{ V}$	1.13	1.23	1.33	V
		100 $\Omega$ line-line, V <sub>DD</sub> = 1.8 V	0.83	0.92	1.00	V
LVDS Output Swing	V <sub>O</sub>	Single-ended, 100 Ω differential termination	0.25	0.35	0.45	V <sub>PPSE</sub>
HCSL Output Common Mode	V <sub>OC</sub>	50 $\Omega$ to ground	0.35	0.38	0.42	V
HCSL Output Swing	V <sub>O</sub>	Single-ended	0.58	0.73	0.85	$V_{PPSE}$
Duty Cycle	DC	All formats	48	50	52	%

### Table 4. Output Clock Jitter and Phase Noise (LVPECL)

 $V_{DD}$  = 2.5 or 3.3 V ±10%,  $T_A$  = -40 to +85 °C; Output Format = LVPECL

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	JPRMS	10k samples <sup>1</sup>	_	_	1.3	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples <sup>1</sup>	_	_	11	ps
Phase Jitter (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)	_	0.31	0.5	ps
		12 kHz to 20 MHz integration band- width <sup>2</sup> (brickwall)	_	0.8	1.0	ps
Phase Noise,	φN	100 Hz	_	-86	_	dBc/Hz
156.25 MHz		1 kHz	_	-109	_	dBc/Hz
		10 kHz	_	-116	_	dBc/Hz
		100 kHz	_	-123	_	dBc/Hz
		1 MHz	_	-136	_	dBc/Hz
Additive RMS	JPSR	10 kHz sinusoidal noise	_	3.0	_	ps
Jitter Due to External Power Supply Noise <sup>3</sup>		100 kHz sinusoidal noise	_	3.5	_	ps
		500 kHz sinusoidal noise	_	3.5	_	ps
		1 MHz sinusoidal noise	_	3.5	_	ps
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	-75	_	dBc

- **1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.
- 2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 and 250 MHz.
- 3. 156.25 MHz. Increase in jitter on output clock due to sinewave noise added to VDD (2.5/3.3 V = 100 mVPP).

### Table 5. Output Clock Jitter and Phase Noise (LVDS)

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = –40 to +85  $^{o}$ C; Output Format = LVDS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	JPRMS	10k samples <sup>1</sup>	_	_	2.1	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples <sup>1</sup>	_	_	18	ps
Phase Jitter (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)	_	0.25	0.55	ps
		12 kHz to 20 MHz integration band- width <sup>2</sup> (brickwall)	_	0.8	1.0	ps
Phase Noise,	φΝ	100 Hz	_	-86	_	dBc/Hz
156.25 MHz		1 kHz	_	-109	_	dBc/Hz
		10 kHz	_	-116	_	dBc/Hz
		100 kHz	_	-123	_	dBc/Hz
		1 MHz	_	-136	_	dBc/Hz
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	<del>-</del> 75	_	dBc

- **1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5, 250 MHz.
- 2. Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 and 250 MHz.

### Table 6. Output Clock Jitter and Phase Noise (HCSL)

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = –40 to +85  $^{o}$ C; Output Format = HCSL

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Period Jitter (RMS)	JPRMS	10k samples <sup>*</sup>	_	_	1.2	ps
Period Jitter (Pk-Pk)	JPPKPK	10k samples*	_	_	11	ps
Phase Jitter (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth*(brickwall)	_	0.25	0.30	ps
		12 kHz to 20 MHz integration bandwidth* (brickwall)	_	0.8	1.0	ps
Phase Noise,	φΝ	100 Hz	_	-90	_	dBc/Hz
156.25 MHz		1 kHz	_	-112	_	dBc/Hz
		10 kHz	_	-120	_	dBc/Hz
		100 kHz	_	-127	_	dBc/Hz
		1 MHz	_	-140	_	dBc/Hz
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	-75	_	dBc
*Note: Applies to ar	output freque	ency of 100 MHz.				

<sup>8</sup> Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
Rev. 1.4 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • October 29, 2021

Table 7. Output Clock Jitter and Phase Noise (CMOS, Dual CMOS (Complementary))

 $V_{DD}$  = 1.8 V ±5%, 2.5 or 3.3 V ±10%,  $T_A$  = -40 to +85 °C; Output Format = CMOS, Dual CMOS (Complementary)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Phase Jitter (RMS)	φJ	1.875 MHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)	_	0.25	0.35	ps	
		12 kHz to 20 MHz integration bandwidth <sup>2</sup> (brickwall)	_	0.8	1.0	ps	
Phase Noise,	φΝ	100 Hz	_	-86	_	dBc/Hz	
156.25 MHz		1 kHz	_	-108	_	dBc/Hz	
			10 kHz	_	-115	_	dBc/Hz
		100 kHz	_	-123	_	dBc/Hz	
		1 MHz	_	-136	_	dBc/Hz	
Spurious	SPR	LVPECL output, 156.25 MHz, offset>10 kHz	_	<b>-75</b>	_	dBc	

- **1.** Applies to output frequencies: 74.17582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz.
- **2.** Applies to output frequencies: 100, 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 MHz.

**Table 8. Environmental Compliance and Package Information** 

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solder Heat	MIL-STD-883, Method 2036
Contact Pads	Gold over Nickel

### **Table 9. Thermal Characteristics**

Parameter	Symbol	Test Condition	Value	Unit
CLCC, Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still air	110	°C/W
2.5x3.2mm, Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still air	164	°C/W

# Table 10. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Unit
Maximum Operating Temperature	T <sub>AMAX</sub>	85	°C
Storage Temperature	T <sub>S</sub>	-55 to +125	°C
Supply Voltage	$V_{DD}$	-0.5 to +3.8	V
Input Voltage (any input pin)	V <sub>I</sub>	-0.5 to V <sub>DD</sub> + 0.3	V
ESD Sensitivity (HBM, per JESD22-A114)	НВМ	2	kV
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time at T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	T <sub>P</sub>	20–40	sec

- 1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020E.

### 2. Solder Reflow and Rework Requirements for 2.5x3.2 mm Packages


Reflow of Skyworks Solutions' components should be done in a manner consistent with the IPC/JEDEC J-STD-20E standard. The temperature of the package is not to exceed the classification Temperature provided in the standard. The part should not be within -5°C of the classification or peak reflow temperature (T<sub>PEAK</sub>) for longer than 30 seconds.

Key to maintaining the integrity of the component is providing uniform heating and cooling of the part during reflow and rework. Uniform heating is achieved through having a preheat soak and controlling the temperature ramps in the process.

J-STD-20E provides minimum and maximum temperatures and times for the preheat/Soak step that need to be followed, even for rework. The entire assembly area should be heated during rework. Hot air should be flowed from both the bottom of the board and the top of the component. <u>Heating from the top only will cause un-even heating of component and can lead to part integrity issues.</u>

Temperature Ramp-up rate are not to exceed 3°C/second. Temperature ramp-down rates from peak to final temperature are not to exceed 6°C/second. Time from 25°C to peak temperature is not to exceed 8 min for Pb-free solders.

## 3. Pin Descriptions



<sup>\*</sup>Supports integrated 1:2 CMOS buffer. See ordering information and section 2.1 "Dual CMOS Buffer".

Table 11. Si510 Pin Descriptions (CMOS)

Pin	Name	CMOS Function
1	OE	Output Enable. Includes internal pull-up for OE active high. Includes internal pull-down for OE active low. See ordering information.
2	GND	Electrical and Case Ground.
3	CLK	Clock Output.
4	$V_{DD}$	Power Supply Voltage.

Table 12. Si510 Pin Descriptions (LVPECL/LVDS/HCSL, Dual CMOS, OE Pin 2)

Pin	Name	LVPECL/LVDS/HCSL Function	
1	NC	No connect. Make no external connection to this pin.	
2	OE	Output Enable. Includes internal pull-up for OE active high. Includes internal pull-down for OE active low. See ordering information.	
3	GND	Electrical and Case Ground.	
4	CLK+	Clock Output.	
5	CLK-	Complementary Clock Output.	
6	$V_{DD}$	Power Supply Voltage.	

Table 13. Si511 Pin Descriptions (LVPECL/LVDS/HCSL, Dual CMOS, OE Pin 1)

Pin	Name	LVPECL/LVDS/HCSL Function	
1	OE	Output Enable. Includes internal pull-up for OE active high. Includes internal pull-down for OE active low. See ordering information.	
2	NC	No connect. Make no external connection to this pin.	
3	GND	Electrical and Case Ground.	
4	CLK+	Clock Output.	
5	CLK-	Complementary Clock Output.	
6	V <sub>DD</sub>	Power Supply Voltage.	

### 3.1. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase output signals. This feature enables replacement of multiple XOs with a single Si510/11 device.




Figure 1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs

### 4. Ordering Information

The Si510/511 supports a wide variety of options including frequency, stability, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si510/511 at time of shipment. Configurations can be specified using the Part Number Configuration chart below. Skyworks Solutions provides a web browser-based part number configuration utility to simplify this process. Refer to <a href="https://www.skyworksinc.com/products/timing-oscillators">www.skyworksinc.com/products/timing-oscillators</a> and click "Customize" in the product table. The Si510/511 XO series is supplied in industry-standard, RoHS compliant, lead-free, 2.5 x 3.2 mm, 3.2 x 5.0 mm, and 5 x 7 mm packages. Tape and reel packaging is an ordering option.





Figure 2. Part Number Syntax

Example orderable part number: 510ECB156M250AAG supports 2.5 V LVPECL, ±30 ppm total stability, OE active low in 5 x 7 mm package across –40°C to 85°C temperature range. The output frequency is 156.25 MHz.

Note: CMOS and Dual CMOS maximum frequency is 212.5 MHz.

# 5. Si510/511 Mark Specification

Figure 3 illustrates the mark specification for the Si510/511. Use the part number configuration utility located at: www.skyworksinc.com/en/application-pages/timing-lookup-customize to cross-reference the mark code to a specific device configuration.



0 = Si510, 1 = Si511 CCCCC = mark code TTTTTT = assembly manufacturing code YY = year WW = work week

Figure 3. Top Mark

# 6. Package Outline Diagram: 5 x 7 mm, 4-pin

Figure 4 illustrates the package details for the  $5 \times 7$  mm Si510/511. Table 14 lists the values for the dimensions shown in the illustration.




Figure 4. Si510/511 Outline Diagram
Table 14. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max	
А	1.50	1.65	1.80	
b	1.30	1.40	1.50	
С	0.50	0.60	0.70	
D		5.00 BSC		
D1	4.30	4.40	4.50	
е		5.08 BSC		
f	0.50 TYP			
E	7.00 BSC			
E1	6.10 6.20 6.30			
Н	0.55	0.65	0.75	
L	1.17 1.27 1.37		1.37	
L1	0.05 0.10 0.15		0.15	
р	2.50	2.60	2.70	
aaa		0.15		
bbb	0.15			
ccc	0.10			
ddd	0.10			
eee	0.05			

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

### 7. PCB Land Pattern: 5 x 7 mm, 4-pin

Figure 5 illustrates the 5 x 7 mm PCB land pattern for the 5 x 7 mm Si510/511. Table 15 lists the values for the dimensions shown in the illustration.




Figure 5. Si510/511 PCB Land Pattern

Table 15. PCB Land Pattern Dimensions (mm)

Dimension	(mm)	
C1	4.20	
Е	5.08	
X1	1.55	
Y1	1.95	

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm. Solder Mask Design
- All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad. Stencil Design
- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- **8.** The ratio of stencil aperture to land pad size should be 1:1. Card Assembly
- 9. A No-Clean, Type-3 solder paste is recommended.
- The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

# 8. Package Outline Diagram: 5 x 7 mm, 6-pin

Figure 6 illustrates the package details for the Si510/511. Table 16 lists the values for the dimensions shown in the illustration.




Figure 6. Si510/511 Outline Diagram
Table 16. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max
Α	1.50	1.65	1.80
b	1.30	1.40	1.50
С	0.50	0.60	0.70
D		5.00 BSC	
D1	4.30	4.40	4.50
е		2.54 BSC	
E		7.00 BSC	
E1	6.10	6.10 6.20	
Н	0.55	0.65	0.75
L	1.17	1.27	1.37
L1	0.05	0.10	0.15
р	1.80	_	2.60
R		0.70 REF	
aaa		0.15	
bbb	0.15		
ccc	0.10		
ddd	0.10		
eee		0.05	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

### 9. PCB Land Pattern: 5 x 7 mm, 6-pin

Figure 7 illustrates the 5 x 7 mm PCB land pattern for the Si510/511. Table 17 lists the values for the dimensions shown in the illustration.




Figure 7. Si510/511 PCB Land Pattern

Table 17. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	4.20
E	2.54
X1	1.55
Y1	1.95

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- **2.** Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm. Solder Mask Design
- 5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad. Stencil Design
- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- The ratio of stencil aperture to land pad size should be 1:1. Card Assembly
- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 10. Package Outline Diagram: 3.2 x 5 mm, 4-pin

Figure 8 illustrates the package details for the 3.2 x 5 mm Si510/511. Table 18 lists the values for the dimensions shown in the illustration.




Figure 8. Si510/511 Outline Diagram

Table 18. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max	
Α	1.06	1.17	1.28	
b	1.10	1.20	1.30	
С	0.70	0.80	0.90	
D		3.20 BSC		
D1	2.55	2.60	2.65	
е		2.54 BSC		
f	0.40 TYP			
Е	5.00 BSC			
E1	4.35 4.40 4.45			
Н	0.40	0.50	0.60	
L	0.90	1.00	1.10	
L1	0.05	0.10	0.15	
р	1.17	1.27	1.37	
aaa		0.15		
bbb	0.15			
ccc	0.10			
ddd	0.10			
eee	0.05			

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

### 11. PCB Land Pattern: 3.2 x 5 mm, 4-pin

Figure 9 illustrates the 3.2 x 5 mm PCB land pattern for the Si510/511. Table 19 lists the values for the dimensions shown in the illustration.




Figure 9. Si510/511 PCB Land Pattern

Table 19. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	2.60
E	2.54
X1	1.35
Y1	1.70

### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- **2.** Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
  Solder Mask Design
- All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad. Stencil Design
- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1. Card Assembly
- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 12. Package Outline Diagram: 3.2 x 5 mm, 6-Pin

Figure 10 illustrates the package details for the 3.2 x 5 mm Si510/511. Table 20 lists the values for the dimensions shown in the illustration.




Figure 10. Si510/511 Outline Diagram

Table 20.	Deelces	D:	D:	-!	/ \	
Tanie 70	Packane	Luanram	IJIMEN	einne	Imm	

Dimension	Min	Nom	Max	
Α	1.06	1.17	1.33	
b	0.54	0.64	0.74	
С	0.35	0.45	0.55	
D		3.20 BSC		
D1	2.55	2.60	2.65	
е		1.27 BSC		
E		5.00 BSC		
E1	4.35	4.40	4.45	
Н	0.45	0.55	0.65	
L	0.80	0.90	1.00	
L1	0.05	0.10	0.15	
р	1.17	1.27	1.37	
R		0.32 REF		
aaa		0.15		
bbb		0.15		
CCC	0.10			
ddd	0.10			
eee	0.05			
Notos:				

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

## 13. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin

Figure 11 illustrates the 3.2 x 5.0 mm PCB land pattern for the Si510/511. Table 21 lists the values for the dimensions shown in the illustration.




Figure 11. Si510/511 Recommended PCB Land Pattern

Table 21. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	2.60
E	1.27
X1	0.80
Y1	1.70

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm. Solder Mask Design
- 5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad. Stencil Design
- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- **7.** The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1. Card Assembly
- **9.** A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

# 14. Package Outline Diagram: 2.5 x 3.2 mm, 4-pin

Figure 12 illustrates the package details for the  $2.5 \times 3.2 \text{ mm}$  Si510/511. Table 22 lists the values for the dimensions shown in the illustration.




Figure 12. Si510/511 Outline Diagram

Table 22. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max	
Α	<del>-</del>	1.1		
A1		0.26 REF		
A2		0.7 REF		
W	0.65	0.7	0.75	
D	3.20 BSC			
е	2.10 BSC			
E		2.50 BSC		
L	0.85 0.9 0.95			
E1	1.65 BSC			
SE	0.825 BSC			
aaa	0.1			
bbb	0.2			
ddd		0.08		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

### 15. PCB Land Pattern: 2.5 x 3.2 mm, 4-pin

Figure illustrates the 2.5 x 3.2 mm PCB land pattern for the Si510/511. Table 23 lists the values for the dimensions shown in the illustration.




Figure 13. Si510/511 Recommended PCB Land Pattern

Table 23. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	2.0
E	2.10
X1	0.95
Y1	1.15

#### Notes:

#### General

- 1. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
- **2.** This Land Pattern Design is based on the IPC-7351 guidelines. Solder Mask Design
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad. Stencil Design
- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- **6.** The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins. Card Assembly
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 16. Package Outline Diagram: 2.5 x 3.2 mm, 6-pin

Figure 14 illustrates the package details for the  $2.5 \times 3.2 \text{ mm}$  Si510/511. Table 24 lists the values for the dimensions shown in the illustration.




Figure 14. Si510/511 Outline Diagram

Table 24. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max
Α	<del>-</del>	_	1.1
A1	0.26 REF		
A2	0.7 REF		
W	0.65	0.7	0.75
D	3.20 BSC		
е	1.25 BSC		
Е	2.50 BSC		
М	0.30 BSC		
L	0.45	0.5	0.55
D1	2.5 BSC		
E1	1.65 BSC		
SE	0.825 BSC		
aaa	0.1		
bbb	0.2		
ddd	0.08		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

## 17. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin

Figure 15 illustrates the 2.5 x 3.2 mm PCB land pattern for the Si510/511. Table 25 lists the values for the dimensions shown in the illustration.




Figure 15. Si510/511 Recommended PCB Land Pattern

Table 25. PCB Land Pattern Dimensions (mm)

Dimension	(mm)
C1	1.9
Е	2.50
X1	0.70
Y1	1.05

#### Notes:

#### General

- **3.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.
- **4.** This Land Pattern Design is based on the IPC-7351 guidelines. Solder Mask Design
- 5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad. Stencil Design
- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins. Card Assembly
- 9. A No-Clean, Type-3 solder paste is recommended.
- **10.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

### **REVISION HISTORY**

#### Revision 1.4

June, 2018

 Changed "Trays" to "Coil Tape" in the Ordering Guide.

#### Revision 1.3

December, 2017

■ Added new 2.5 x 3.2 mm package options.

#### Revision 1.2

- Updated Table 3.
  - Separated LVPECL and HCSL output Rise/Fall time specs.
- Min Rise/Fall times added.


#### Revision 1.1

- Updated Table 3.
- CMOS Output Rise/Fall Time Test Condition updated.

#### Revision 1.0

- Updated Table 1 on page 3.
  - Updates to supply current typical and maximum values for CMOS, LVDS, LVPECL and HCSL.
  - CMOS frequency test condition corrected to 100 MHz.
  - Updates to OE VIH minimum and VIL maximum values.

- Updated Table 2 on page 4.
  - Dual CMOS nominal frequency maximum added.
  - Total stability footnotes clarified for 10 year aging at 40 °C.
  - Disable time maximum values updated.
  - Enable time parameter added.
- Updated Table 3 on page 5.
  - CMOS output rise / fall time typical and maximum values updated.
  - LVPECL/HCSL output rise / fall time maximum value updated.
  - LVPECL output swing maximum value updated.
  - LVDS output common mode typical and maximum values updated.
  - · HCSL output swing maximum value updated.
  - Duty cycle minimum and maximum values tightened to 48/52%.
- Updated Table 4 on page 6.
  - Phase jitter test condition and maximum value updated.
  - Phase noise typical values updated.
  - Additive RMS jitter due to external power supply noise typical values updated.
  - Footnote 3 updated limiting the VDD to 2.5/3.3V
- Added Tables 5, 6, 7 for LVDS, HCSL, CMOS, and Dual CMOS operations.
- Moved Absolute Maximum Ratings table.
- Added note to Figure 2 clarifying CMOS and Dual CMOS maximum frequency.
- Updated Figure 10 outline diagram to correct pinout.









www.skyworksinc.com/CBPro



**Quality** www.skyworksinc.com/quality



**Support & Resources** www.skyworksinc.com/support

### Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.