

2N7002K-EVL

60V N-CHANNEL ENHANCEMENT MODE MOSFET - ESD PROTECTED

PART NUMBER

2N7002K-□VL

E = 7" Embossed T&R (3,000)
U = 13" Embossed T&R (12,000)

PACKAGE

SOT-23

VOLTAGE

60V

CURRENT

300mA

CIRCUIT CONFIGURATION


PIN 1: GATE; PIN 2: SOURCE; PIN 3: DRAIN

FEATURES:

- $R_{DS(ON)}$, $V_{GS}@10V$, $I_{DS}@500mA=3\Omega$
- $R_{DS(ON)}$, $V_{GS}@4.5V$, $I_{DS}@200mA=4\Omega$
- Advanced Trench Process Technology
- High Density Cell Design For Ultra Low On-Resistance
- Very Low Leakage Current In Off Condition
- Specially Designed for Battery Operated Systems, Solid-State Relays Drivers : Relays, Displays, Lamps, Solenoids, Memories, etc.
- ESD Protected 2KV HBM


MECHANICAL DATA:

- Case: SOT-23 Package
- Terminals: Solderable per MIL-STD-750, Method 2026
- Approx. Weight: 0.0003 ounce, 0.0084 gram
- Marking: K72



SOT-23

Units: inch (mm)



MAXIMUM RATINGS & THERMAL CHARACTERISTICS

$T_A=25^{\circ}\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNITS
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	300	mA
Pulsed Drain Current (Note 1)	I_{DM}	2000	mA
Maximum Power Dissipation	P_D	$T_A=25^{\circ}\text{C}$: 350 $T_A=75^{\circ}\text{C}$: 210	mW
Operating Junction & Storage Temperature Range	T_J , T_{STG}	-55 to +150	$^{\circ}\text{C}$
Junction to Ambient Thermal Resistance (PCB mounted) (Note 2)	$R_{\theta JA}$	357	$^{\circ}\text{C}/\text{W}$

NOTES:

1. Maximum DC current limited by the package
2. Surface mounted on FR4 board, $t_s \leq 10$ sec
3. Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$



ENVIRONMENTAL INFORMATION

RoHS Status	10 of 10 Compliant
REACH Status	Compliant
Halogen Status	Halogen Free
Conflict Mineral Status	Conflict Mineral Free
Moisture Sensitivity Level (MSL)	1











ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
STATIC						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =0uA	60	-	-	V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250uA	1	-	2.5	V
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =4.5V, I _D =200mA	-	-	4.0	Ω
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =500mA	-	-	3.0	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V, V _{GS} =0V	-	-	1	uA
Gate Body Leakage	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±10	uA
Forward Transconductance	G _{fS}	V _{DS} =15V, I _D =250mA	100	-	-	mS
DYNAMIC						
Total Gate Charge	Q _g	V _{DS} =15V, I _D =200mA V _{GS} =5V	-	-	0.8	nC
Turn-on Time	t _{on}	V _{DD} =30V, R _L =150Ω I _D =200mA, V _{GEN} =10V R _G =10Ω	-	-	20	ns
Turn-off Time	t _{off}		-	-	40	
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V f=1.0MHz	-	-	35	pF
Output Capacitance	C _{oss}		-	-	10	
Reverse Transfer Capacitance	C _{rss}		-	-	5	
SOURCE DRAIN DIODE						
Diode Forward Voltage	V _{SD}	I _S =200mA, V _{GS} =0V	-	0.82	1.3	V
Continuous Diode Forward Voltage	I _S	-	-	-	300	mA
Pulse Diode Forward Voltage	I _{SM}	-	-	-	2000	mA



GRAPHS



GRAPHS

Fig.9 Breakdown Voltage vs. Junction Temperature




Fig.10 Source-Drain Diode Forward Voltage





Fig.11 Capacitance vs. Drain to Source Voltage



MOUNTING PAD LAYOUT

Units: inch (mm)

