## General Description

The AOZ1017A is a high efficiency, simple to use, 3A buck regulator. The AOZ1017A works from a 4.5 V to 16 V input voltage range, and provides up to 3A of continuous output current with an output voltage adjustable down to 0.8 V .

The AOZ1017A comes in an SO-8 package and is rated over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range.

## Features

- 4.5 V to 16 V operating input voltage range
- $50 \mathrm{~m} \Omega$ internal PFET switch for high efficiency: up to $95 \%$
- Internal soft start
- Output voltage adjustable to 0.8 V
- 3A continuous output current
- Fixed 500 kHz PWM operation
- Cycle-by-cycle current limit
- Short-circuit protection
- Output over voltage protection
- Thermal shutdown
- Small size SO-8 packages


## Applications

- Point of load DC/DC conversion
- PCle graphics cards
- Set top boxes
- DVD drives and HDD
- LCD panels
- Cable modems
- Telecom/Networking/Datacom equipment


## Typical Application



Figure 1. 3.3V/3A Buck Regulator

## Ordering Information

| Part Number | Ambient Temperature Range | Package | Environmental |
| :---: | :---: | :---: | :---: |
| AOZ1017AI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{SO}-8$ | RoHS |
| $\mathrm{AOZ1017AIL}$ |  |  | Green Product |
|  |  |  |  |

AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.
Please visit www.aosmd.com/web/quality/rohs_compliant.jsp for additional information.

## Pin Configuration



## Pin Description

| Pin <br> Number | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | VIN | Supply voltage input. When $V_{\text {IN }}$ rises above the UVLO threshold the device starts up. |
| 2 | PGND | Power ground. Electrically needs to be connected to AGND. |
| 3 | AGND | Reference connection for controller section. Also used as thermal connection for controller <br> section. Electrically needs to be connected to PGND. |
| 4 | FB | The FB pin is used to determine the output voltage via a resistor divider between the output and <br> GND. |
| 5 | COMP | External loop compensation pin. |
| 6 | EN | The enable pin is active HIGH. Connect EN pin to $\mathrm{V}_{\text {IN }}$ if not used. Do not leave the EN pin floating. |
| 7,8 | LX | PWM output connection to inductor. Thermal connection for output stage. |

## Block Diagram



## Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

| Parameter | Rating |
| :--- | ---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ |  |
| LX to AGND | -0.7 V to $\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}$ |
| EN to AGND | -0.3 V to $\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}$ |
| FB to AGND | -0.3 V to 6 V |
| COMP to AGND | -0.3 V to 6 V |
| PGND to AGND | -0.3 V to +0.3 V |
| Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature $\left(\mathrm{T}_{\mathrm{S}}\right)$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## Recommend Operating Ratings

The device is not guaranteed to operate beyond the Maximum Operating Ratings.

| Parameter | Rating |
| :--- | ---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 4.5 V to 16 V |
| Output Voltage Range | 0.8 V to $\mathrm{V}_{\mathrm{IN}}$ |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Package Thermal Resistance $\left(\Theta_{\mathrm{JA}}\right)^{(2)}$ <br> SO-8 | $87^{\circ} \mathrm{C} / \mathrm{W}$ |
| Package Thermal Resistance $\left(\Theta_{\mathrm{JC}}\right)$ <br> SO-8 | $30^{\circ} \mathrm{C} / \mathrm{W}$ |
| Package Power Dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ <br> @ $25^{\circ} \mathrm{C}$ Ambient <br> SO-8 |  |

Note:

1. The value of $\Theta_{\mathrm{JA}}$ is measured with the device mounted on $1-\mathrm{in}^{2}$ FR-4 board with 2 oz . Copper, in a still air environment with $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. The value in any given application depends on the user's specific board design.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ unless otherwise specified ${ }^{(2)}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Supply Voltage |  | 4.5 |  | 16 | V |
| $\mathrm{V}_{\text {UVLO }}$ | Input Under-Voltage Lockout Threshold | $V_{\text {IN }}$ Rising <br> $\mathrm{V}_{\text {IN }}$ Falling |  | $\begin{aligned} & 4.00 \\ & 3.70 \\ & \hline \end{aligned}$ |  | V |
| $\mathrm{I}_{\text {IN }}$ | Supply Current (Quiescent) | $\mathrm{I}_{\mathrm{OUT}}=0, \mathrm{~V}_{\mathrm{FB}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}>1.2 \mathrm{~V}$ |  | 2 | 3 | mA |
| IOFF | Shutdown Supply Current | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 1 | 10 | mA |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback Voltage |  | 0.782 | 0.8 | 0.818 | V |
|  | Load Regulation |  |  | 0.5 |  | \% |
|  | Line Regulation |  |  | 0.5 |  | \% |
| $\mathrm{I}_{\text {FB }}$ | Feedback Voltage Input Current |  |  |  | 200 | nA |
| $\mathrm{V}_{\mathrm{EN}}$ | EN Input threshold | Off Threshold On Threshold | 2.0 |  | 0.6 | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | EN Input Hysteresis |  |  | 100 |  | mV |
| MODULATOR |  |  |  |  |  |  |
| $\mathrm{f}_{0}$ | Frequency |  | 400 | 500 | 600 | kHz |
| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle |  | 100 |  |  | \% |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle |  |  |  | 6 | \% |
|  | Error Amplifier Voltage Gain |  |  | 500 |  | V/V |
|  | Error Amplifier Transconductance |  |  | 200 |  | $\mu \mathrm{A} / \mathrm{V}$ |
| PROTECTION |  |  |  |  |  |  |
| ILIM | Current Limit |  | 4 |  | 5 | A |
| $\mathrm{V}_{\mathrm{PR}}$ | Over-Voltage Protection Threshold | Off Threshold On Threshold |  | $\begin{aligned} & 960 \\ & 840 \end{aligned}$ |  | mV |
| $\mathrm{T}_{J}$ | Over-Temperature Shutdown Limit |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SS }}$ | Soft Start Interval |  |  | 2.2 |  | ms |
| OUTPUT STAGE |  |  |  |  |  |  |
|  | High-Side Switch On-Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 85 \\ & \hline \end{aligned}$ | $\mathrm{m} \Omega$ |

## Note:

2. Specification in BOLD indicate an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. These specifications are guaranteed by design.
www.aosmd.com

## Typical Performance Characteristics

Circuit of Figure 1. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$ unless otherwise specified.


Full Load (CCM) Operation


Full Load to Turnoff


No Load to Turnoff


## Typical Performance Characteristics (Continued)

Circuit of Figure 1. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$ unless otherwise specified.

Short Circuit Protection


Short Circuit Recovery


Efficiency ( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ ) vs. Load Current


Thermal de-rating curves for SO-8 package part under typical input and output condition based on the evaluation board. Circuit of Figure $1.25^{\circ} \mathrm{C}$ ambient temperature and natural convection (air speed $<50 \mathrm{LFM}$ ) unless otherwise specified.



## Detailed Description

The AOZ1017A is a current-mode step down regulator with integrated high side PMOS switch. It operates from a 4.5 V to 16 V input voltage range and supplies up to 3 A of load current. The duty cycle can be adjusted from 6\% to $100 \%$ allowing a wide range of output voltage. Features include Enable Control, Power-On Reset, Input Under Voltage Lockout, Fixed Internal Soft-Start and Thermal Shut Down.
The AOZ1017A is available in SO-8 package.

## Enable and Soft Start

The AOZ1017A has internal soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulation voltage. A soft start process begins when the input voltage rises to 4.0 V and voltage on EN pin is HIGH. In the soft start process, the output voltage is typically ramped to regulation voltage in 2.2 ms . The 2.2 ms soft start time is set internally.
The EN pin of the AOZ1017A is active HIGH. Connect the $E N$ pin to $V_{I N}$ if enable function is not used. Pulling EN to ground will disable the AOZ1017A. Do not leave it open. The voltage on EN pin must be above 2.0 V to enable the AOZ1017A. When voltage on EN pin falls below 0.6 V , the $\mathrm{AOZ1017A}$ is disabled. If an application circuit requires the AOZ1017A to be disabled, an open drain or open collector circuit should be used to interface to the EN pin.

## Steady-State Operation

Under steady-state conditions, the converter operates in fixed frequency and Continuous-Conduction Mode (CCM).

The AOZ1017A integrates an internal P-MOSFET as the high-side switch. Inductor current is sensed by amplifying the voltage drop across the drain to source of the high side power MOSFET. Output voltage is divided down by the external voltage divider at the FB pin. The difference of the FB pin voltage and reference is amplified by the internal transconductance error amplifier. The error voltage, which shows on the COMP pin, is compared against the current signal, which is the sum of inductor current signal and ramp compensation signal, at PWM comparator input. If the current signal is less than the error voltage, the internal high-side switch is on. The inductor current flows from the input through the inductor to the output. When the current signal exceeds the error voltage, the high-side switch is off. The inductor current is freewheeling through the external Schottky diode to output.

The AOZ1017A uses a P-Channel MOSFET as the high side switch. It saves the bootstrap capacitor normally seen in a circuit which is using an NMOS switch. It allows $100 \%$ turn-on of the upper switch to achieve linear regulation mode of operation. The minimum voltage drop from $\mathrm{V}_{I N}$ to $\mathrm{V}_{\mathrm{O}}$ is the load current $x$ DC resistance of MOSFET + DC resistance of buck inductor. It can be calculated by equation below:

$$
v_{O \_M A X}=v_{I N^{-}} I_{O} \times\left(R_{D S(O N)}+R_{\text {inductor }}\right)
$$

where;
$\mathrm{V}_{\text {O_MAX }}$ is the maximum output voltage,
$\mathrm{V}_{\text {IN }}$ is the input voltage from 4.5 V to 16 V ,
$\mathrm{I}_{\mathrm{O}}$ is the output current from 0 A to 3 A ,
$R_{D S(O N)}$ is the on resistance of internal MOSFET, the value is between $40 \mathrm{~m} \Omega$ and $70 \mathrm{~m} \Omega$ depending on input voltage and junction temperature, and
$R_{\text {inductor }}$ is the inductor DC resistance.

## Switching Frequency

The AOZ1017A switching frequency is fixed and set by an internal oscillator. The practical switching frequency could range from 400 kHz to 600 kHz due to device variation.

## Output Voltage Programming

Output voltage can be set by feeding back the output to the FB pin with a resistor divider network. In the application circuit shown in Figure 1. The resistor divider network includes $R_{1}$ and $R_{2}$. Usually, a design is started by picking a fixed $R_{2}$ value and calculating the required $R_{1}$ with equation below.

$$
V_{O}=0.8 \times\left(1+\frac{R_{1}}{R_{2}}\right)
$$

Some standard values of $R_{1}$ and $R_{2}$ for most commonly used output voltage values are listed in Table 1.

Table 1.

| $\mathbf{V}_{\mathbf{0}} \mathbf{( V )}$ | $\left.\mathbf{R}_{\mathbf{1}} \mathbf{( k \Omega}\right)$ | $\mathbf{R}_{\mathbf{2}} \mathbf{( k \Omega )}$ |
| :---: | :---: | :---: |
| 0.8 | 1.0 | open |
| 1.2 | 4.99 | 10 |
| 1.5 | 10 | 11.5 |
| 1.8 | 12.7 | 10.2 |
| 2.5 | 21.5 | 10 |
| 3.3 | 31.6 | 10 |
| 5.0 | 52.3 | 10 |

The combination of $R_{1}$ and $R_{2}$ should be large enough to avoid drawing excessive current from the output, which will cause power loss.

Since the switch duty cycle can be as high as $100 \%$, the maximum output voltage can be set as high as the input voltage minus the voltage drop on upper PMOS and inductor.

## Protection Features

The AOZ1017A has multiple protection features to prevent system circuit damage under abnormal conditions.

## Over Current Protection (OCP)

The sensed inductor current signal is also used for over current protection. Since the AOZ1017A employs peak current mode control, the COMP pin voltage is proportional to the peak inductor current. The COMP pin voltage is limited to be between 0.4 V and 2.5 V internally. The peak inductor current is automatically limited cycle by cycle.

The cycle by cycle current limit threshold is set between 4 A and 5 A . When the load current reaches the current limit threshold, the cycle by cycle current limit circuit turns off the high side switch immediately to terminate the current duty cycle. The inductor current stop rising. The cycle by cycle current limit protection directly limits inductor peak current. The average inductor current is also limited due to the limitation on peak inductor current. When cycle by cycle current limit circuit is triggered, the output voltage drops as the duty cycle is decreasing.

The AOZ1017A has internal short circuit protection to protect itself from catastrophic failure under output short circuit conditions. The FB pin voltage is proportional to the output voltage. Whenever FB pin voltage is below 0.2 V , the short circuit protection circuit is triggered. As a result, the converter is shut down and hiccups at a frequency equals to $1 / 8$ of normal switching frequency. The converter will start up via a soft start once the short circuit condition is resolved. In short circuit protection mode, the inductor average current is greatly reduced because of the low hiccup frequency.

## Power-On Reset (POR)

A power-on reset circuit monitors the input voltage. When the input voltage exceeds 4 V , the converter starts operation. When input voltage falls below 3.7 V , the converter will be shut down.

## Output Over Voltage Protection (OVP)

The AOZ1017A monitors the feedback voltage: when the feedback voltage is higher than 960 mV , it immediately turns off the PMOS to protect the output voltage overshoot at fault condition. When feedback voltage is lower than 840 mV , the PMOS is allowed to turn on in the next cycle.

## Thermal Protection

An internal temperature sensor monitors the junction temperature. It shuts down the internal control circuit and high side PMOS if the junction temperature exceeds $150^{\circ} \mathrm{C}$.

## Application Information

The basic AOZ1017A application circuit is shown in Figure 1. Component selection is explained below.

## Input Capacitor

The input capacitor must be connected to the $\mathrm{V}_{\text {IN }}$ pin and PGND pin of the AOZ1017A to maintain steady input voltage and filter out the pulsing input current. The voltage rating of the input capacitor must be greater than the maximum input voltage plus the ripple voltage.

The input ripple voltage can be approximated by the following equation:

$$
\Delta V_{I N}=\frac{I_{O}}{f \times C_{I N}} \times\left(1-\frac{V_{O}}{V_{I N}}\right) \times \frac{V_{O}}{V_{I N}}
$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$
I_{C I N \_R M S}=I_{O} \times \sqrt{\frac{V_{O}}{v_{I N}}\left(1-\frac{v_{O}}{V_{I N}}\right)}
$$

if let $m$ equal the conversion ratio:
$\frac{V_{O}}{V_{I N}}=m$
The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 2 on the next page. It can be seen that when $\mathrm{V}_{\mathrm{O}}$ is half of $\mathrm{V}_{\mathrm{IN}^{N}}, \mathrm{C}_{\text {IN }}$ is under the worst current stress. The worst current stress on $\mathrm{C}_{\mathrm{IN}}$ is $0.5 \times \mathrm{I}_{\mathrm{O}}$.


Figure 2. ICIN Vs. Voltage Conversion Ratio
For reliable operation and best performance, the input capacitors must have current rating higher than $\mathrm{I}_{\mathrm{CIN} \text { RMS }}$ at the worst operating conditions. Ceramic capacitors are preferred for the input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitors or aluminum electrolytic capacitors may be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures are based on certain usage lifetime. Further de-rating may be necessary for practical design requirement.

## Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is,

$$
\Delta I_{L}=\frac{V_{O}}{f \times L} \times\left(1-\frac{V_{O}}{V_{I N}}\right)
$$

The peak inductor current is:

$$
I_{\text {Lpeak }}=I_{O}+\frac{\Delta I_{L}}{2}
$$

High inductance gives low inductor ripple current but requires a larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

Table 2 lists some inductors for typical output voltage design.

| $\mathrm{V}_{\text {OUT }}$ | L1 | Manufacturer |
| :---: | :---: | :---: |
| 5.0V | Shielded, $6.8 \mu \mathrm{H}$, MSS1278-682MLD | Coilcraft |
|  | Shielded, $6.8 \mu \mathrm{H}$ MSS1260-682MLD | Coilcraft |
| 3.3 V | Un-shielded, $4.7 \mu \mathrm{H}$, DO3316P-472MLD | Coilcraft |
|  | Shielded, $4.7 \mu \mathrm{H}$, DO1260-472NXD | Coilcraft |
|  | Shielded, $3.3 \mu \mathrm{H}$, <br> ET553-3R3 | ELYTONE |
| 1.8 V | Shielded, $2.2 \mu \mathrm{H}$, ET553-2R2 | ELYTONE |
|  | Unshielded, $3.3 \mu \mathrm{H}$, DO3316P-222MLD | Coilcraft |
|  | Shielded, $2.2 \mu \mathrm{H}$, MSS1260-222NXD | Coilcraft |

## Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$
\Delta V_{O}=\Delta I_{L} \times\left(E S R_{C O}+\frac{1}{8 \times f \times C_{O}}\right)
$$

where;
$\mathrm{C}_{\mathrm{O}}$ is output capacitor value, and
$E S R_{C O}$ is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$
\Delta V_{O}=\Delta I_{L} \times \frac{1}{8 \times f \times C_{O}}
$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$
\Delta V_{O}=\Delta I_{L} \times E S R_{C O}
$$

For lower output ripple voltage across the entire operating temperature range, an X5R or X7R dielectric type of ceramic, or other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used as output capacitors.

In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is defined by the peak to peak inductor ripple current. It can be calculated by:
$I_{C O \_R M S}=\frac{\Delta I_{L}}{\sqrt{12}}$
Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, the output capacitor could be overstressed.

## Schottky Diode Selection

The external freewheeling diode supplies the current to the inductor when the high side PMOS switch is off. To reduce the losses due to the forward voltage drop and recovery of diode, a Schottky diode is recommended. The maximum reverse voltage rating of the chosen Schottky diode should be greater than the maximum input voltage, and the current rating should be greater than the maximum load current.

## Loop Compensation

The AOZ1017A employs peak current mode control for easy use and fast transient response. Peak current mode control eliminates the double pole effect of the output L\&C filter. It greatly simplifies the compensation loop design.

With peak current mode control, the buck power stage can be simplified to be a one-pole and one-zero system in frequency domain. The pole is dominant pole and can be calculated by:

$$
f_{p 1}=\frac{1}{2 \pi \times C_{O} \times R_{L}}
$$

The zero is a ESR zero due to output capacitor and its ESR. It is can be calculated by:

$$
f_{Z 1}=\frac{1}{2 \pi \times C_{O} \times E S R_{C O}}
$$

where;
$\mathrm{C}_{\mathrm{O}}$ is the output filter capacitor,
$R_{L}$ is load resistor value, and
$E S R_{C O}$ is the equivalent series resistance of output capacitor.
The compensation design is actually to shape the converter close loop transfer function to get the desired gain and phase. Several different types of compensation network can be used for the AOZ1017A. For most cases, a series capacitor and resistor network connected to the COMP pin sets the pole-zero and is adequate for a stable high-bandwidth control loop.

In the AOZ1017A, FB pin and COMP pin are the inverting input and the output of internal transconductance error amplifier. A series R and C compensation network connected to COMP provides one pole and one zero. The pole is:

$$
f_{p 2}=\frac{G_{E A}}{2 \pi \times C_{C} \times G_{V E A}}
$$

where;
$G_{E A}$ is the error amplifier transconductance, which is $200 \times 10^{-6}$ A/V,
$\mathrm{G}_{\text {VEA }}$ is the error amplifier voltage gain, which is $500 \mathrm{~V} / \mathrm{V}$, and $\mathrm{C}_{\mathrm{C}}$ is compensation capacitor.

The zero given by the external compensation network, capacitor $\mathrm{C}_{\mathrm{C}}$ and resistor $\mathrm{R}_{\mathrm{C}}$, is located at:

$$
f_{Z 2}=\frac{1}{2 \pi \times C_{C} \times R_{C}}
$$

To design the compensation circuit, a target crossover frequency $\mathrm{f}_{\mathrm{C}}$ for close loop must be selected. The system crossover frequency is where control loop has unity gain. The crossover frequency is also called the converter bandwidth. Generally, a higher bandwidth means faster response to load transient. However, the bandwidth should not be too high because of system stability
concern. When designing the compensation loop, converter stability under all line and load condition must be considered.

Usually, it is recommended to set the bandwidth to be less than $1 / 10$ of the switching frequency. The AOZ1017A operates at a fixed switching frequency range from 400 kHz to 600 kHz . It is recommended to choose a crossover frequency less than 50 kHz .

$$
f_{C}=50 \mathrm{kHz}
$$

The strategy for choosing $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ is to set the cross over frequency with $R_{C}$ and set the compensator zero with $\mathrm{C}_{\mathrm{C}}$. Using selected crossover frequency, $\mathrm{f}_{\mathrm{C}}$, to calculate $\mathrm{R}_{\mathrm{C}}$ :

$$
R_{C}=f_{C} \times \frac{v_{O}}{v_{F B}} \times \frac{2 \pi \times C_{O}}{G_{E A} \times G_{C S}}
$$

where;
$\mathrm{f}_{\mathrm{C}}$ is desired crossover frequency,
$V_{F B}$ is 0.8 V ,
$G_{E A}$ is the error amplifier transconductance, which is $200 \times 10^{-6}$ $\mathrm{A} / \mathrm{V}$, and
$\mathrm{G}_{\mathrm{CS}}$ is the current sense circuit transconductance, which is 6.68 A/V.

The compensation capacitor $\mathrm{C}_{\mathrm{C}}$ and resistor $\mathrm{R}_{\mathrm{C}}$ together make a zero. This zero is put somewhere close to the dominate pole $f_{p 1}$ but lower than $1 / 5$ of selected crossover frequency. $\mathrm{C}_{\mathrm{C}}$ can is selected by:

$$
C_{C}=\frac{1.5}{2 \pi \times R_{C} \times f_{p 1}}
$$

The equation above can also be simplified to:

$$
C_{C}=\frac{C_{O} \times R_{L}}{R_{C}}
$$

An easy-to-use application software which helps to design and simulate the compensation loop can be found at www.aosmd.com.

## Thermal Management and Layout Consideration

In the AOZ1017A buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the $\mathrm{V}_{\mathrm{IN}}$ pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then returns to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the anode of Schottky diode, to the cathode of Schottky diode. Current flows in the second loop when the low side diode is on.

In the PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect the input capacitor, output capacitor, and PGND pin of the AOZ1017A.

In the AOZ1017A buck regulator circuit, the major power dissipating components are the AOZ1017A, the Schottky diode and output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$
P_{\text {total_loss }}=V_{I N} \times I_{I N}-V_{O} \times I_{O}
$$

The power dissipation in Schottky can be approximated as:

$$
P_{\text {diode_loss }}=I_{O} \times(1-D) \times V_{F W_{-} \text {Schottky }}
$$

where;
$\mathrm{V}_{\mathrm{FW}}$ _Schottky is the Schottky diode forward voltage drop.
The power dissipation of inductor can be approximately calculated by output current and DCR of inductor.

$$
P_{\text {inductor_loss }}=I_{O}^{2} \times R_{\text {inductor }} \times 1.1
$$

The actual junction temperature can be calculated with power dissipation in the AOZ1017A and thermal impedance from junction to ambient.

$$
\begin{aligned}
& T_{\text {junction }}= \\
& \left(P_{\text {total_loss }}-P_{\text {diode_loss }}-P_{\text {inductor_loss }}\right) \times \Theta_{J A}+T_{\text {amb }}
\end{aligned}
$$

The maximum junction temperature of AOZ1017A is $150^{\circ} \mathrm{C}$, which limits the maximum load current capability. Please see the thermal de-rating curves for maximum load current of the AOZ1017A under different ambient temperatures.

The thermal performance of the AOZ1017A is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.

Several layout tips are listed below for the best electric and thermal performance. Figure 3 illustrates a PCB layout example as reference.

1. Do not use thermal relief connection to the $\mathrm{V}_{\mathrm{IN}}$ and the PGND pin. Pour a maximized copper area to the PGND pin and the $\mathrm{V}_{\mathrm{IN}}$ pin to help thermal dissipation.
2. Input capacitor should be connected as close as possible to the $\mathrm{V}_{\mathrm{IN}}$ pin and the PGND pin.
3. A ground plane is preferred. If a ground plane is not used, separate PGND from AGND and connect them only at one point to avoid the PGND pin noise coupling to the AGND pin.
4. Make the current trace from $L X$ pins to $L$ to $C_{O}$ to the PGND as short as possible.
5. Pour copper plane on all unused board area and connect it to stable DC nodes, like $\mathrm{V}_{\mathrm{IN}}$, GND or $\mathrm{V}_{\text {OUT }}$.
6. The two LX pins are connected to the internal PFET drain. They are low resistance thermal conduction path and most noisy switching node. Connecting a copper plane to the LX pins will help thermal dissipation. This copper plane should not be too larger otherwise switching noise may be coupled to other part of circuit.
7. Keep sensitive signal trace away from the LX pins.


Figure 3. AOZ1017A PCB Layout

## Package Dimensions, SO-8




Unit: mm

Dimensions in millimeters

| Symbols | Min. | Nom. | Max. |
| :---: | :---: | :---: | :---: |
| A | 1.35 | 1.65 | 1.75 |
| A1 | 0.10 | - | 0.25 |
| A2 | 1.25 | 1.50 | 1.65 |
| b | 0.31 | - | 0.51 |
| c | 0.17 | - | 0.25 |
| D | 4.80 | 4.90 | 5.00 |
| E1 | 3.80 | 3.90 | 4.00 |
| e | 1.27 BSC |  |  |
| E | 5.80 | 6.00 | 6.20 |
| h | 0.25 | - | 0.50 |
| L | 0.40 | - | 1.27 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |

Dimensions in inches

| Symbols | Min. | Nom. | Max. |
| :---: | :---: | :---: | :---: |
| A | 0.053 | 0.065 | 0.069 |
| A1 | 0.004 | - | 0.010 |
| A2 | 0.049 | 0.059 | 0.065 |
| b | 0.012 | - | 0.020 |
| c | 0.007 | - | 0.010 |
| D | 0.189 | 0.193 | 0.197 |
| E1 | 0.150 | 0.154 | 0.157 |
| e | 0.050 BSC |  |  |
| E | 0.228 | 0.236 | 0.244 |
| h | 0.010 | - | 0.020 |
| L | 0.016 | - | 0.050 |
| $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |

## Notes:

1. All dimensions are in millimeters.
2. Dimensions are inclusive of plating
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

## Tape and Reel Dimensions, SO-8

## SO-8 Carrier Tape


Unit: mm

| Package | A0 | B0 | K0 | D0 | D1 | E | E1 | E2 | P0 | P1 | P2 | T |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SO-8 | 6.40 | 5.20 | 2.10 | 1.60 | 1.50 | 12.00 | 1.75 | 5.50 | 8.00 | 4.00 | 2.00 | 0.25 |
| $(12 \mathrm{~mm})$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ | $\pm 0.10$ |

## SO-8 Reel


$\rightarrow \mid-w$

| Tape Size | Reel Size | $\mathbf{M}$ | $\mathbf{N}$ | $\mathbf{W}$ | $\mathbf{W} 1$ | $\mathbf{H}$ | $\mathbf{K}$ | $\mathbf{S}$ | $\mathbf{G}$ | $\mathbf{R}$ | $\mathbf{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm | $\varnothing 330$ | $\varnothing 330.00$ | $\varnothing 97.00$ | 13.00 | 17.40 | $\varnothing 13.00$ | 10.60 | 2.00 | - | - | - |
|  |  | $\pm 0.50$ | $\pm 0.10$ | $\pm 0.30$ | $\pm 1.00$ | $+0.50 /-0.20$ |  | $\pm 0.50$ |  |  |  |

SO-8 Tape
Leader/Trailer \& Orientation


## AOZ1017A Package Marking



## LIFE SUPPORT POLICY

ALPHA \& OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


## RECOMMENDED LAND PATTERN



| SYMBOLS | DIMENSIONS IN MILLIMETERS |  |  | DIMENSIONS IN INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |
| A | 1.35 | 1.65 | 1.75 | 0.053 | 0.065 | 0.069 |
| A1 | 0.10 | 0.15 | 0.25 | 0.004 | 0.006 | 0.010 |
| A2 | 1.25 | 1.50 | 1.65 | 0.049 | 0.059 | 0.065 |
| b | 0.31 | 0.41 | 0.51 | 0.012 | 0.016 | 0.020 |
| C | 0.17 | 0.20 | 0.25 | 0.007 | 0.008 | 0.010 |
| D | 4.80 | 4.90 | 5.00 | 0.189 | 0.193 | 0.197 |
| E | 3.80 | 3.90 | 4.00 | 0.150 | 0.154 | 0.157 |
| e | 1.27 BSC |  |  | 0.050 BSC |  |  |
| E1 | 5.80 | 6.00 | 6.20 | 0.228 | 0.236 | 0.244 |
| h | 0.25 | 0.30 | 0.50 | 0.010 | 0.012 | 0.020 |
| L | 0.40 | 0.69 | 1.27 | 0.016 | 0.027 | 0.050 |
| $\theta$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ |

NOTE

1. ALL DIMENSIONS ARE IN MILLMETERS.
2. DIMENSIONS ARE INCLUSIVE OF PLATING.
3. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.

MOLD FLASH AT THE NON-LEAD SIDES SHOULD BE LESS THAN 6 MILS EACH.
4. DIMENSION L IS MEASURED IN GAUGE PLANE.
5. CONTROLLING DIMENSION IS MILLIMETER.

CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

## General Description

The AOZ1017AI evaluation board is a fully assembled and tested circuit board built with the AOZ1017AI buck regulator IC. It outputs an adjustable voltage up to 3A of continuous current. The evaluation board requires an input voltage from 4.5 to 16 V . The output voltage is preset at 3.3 V and can be adjusted down to 0.8 V .

The AOZ1017AI-EVB circuit has features like current limit, short circuit protection, input under voltage lock out, internal soft start and thermal shut down. It operates at a fixed 500 kHz switching frequency. The integrated internal MOSFET minimizes component count, board area and total cost.

The AOZ1017AI-EVB demonstrates the simple buck converter design. Only one resistor value change is needed for different output voltage designs. The AOZ1017AI-EVB also supports single layer board design.

## Features

- 4.5 V to 16 V operating input voltage range
- Output voltage preset to 3.3 V , adjustable to as low as 0.8 V
- 3A continuous output current
- Fixed 500 kHz PWM operation
- Internal soft start
- Cycle-by-cycle current limit
- Short-circuit protection
- Thermal shutdown
- Enable single layer board with all ceramics output capacitor design


## Applications

- Point of load DC/DC conversion
- PCle graphics cards
- Set top boxes
- DVD drives and HDD
- LCD panels
- Cable modems
- Telecom/Networking/Datacom equipment


## Evaluation Board Schematic



Table 1. Component List

| Ref Designator | Part Number | Description | Manufacturer |
| :---: | :---: | :---: | :---: |
| C1, C2, C3, C4 | GRM32ER61E226KE15L | Cap, 22 $2 \mathrm{~F} / 25 \mathrm{~V}, 1210, \mathrm{X} 5 \mathrm{R}, 10 \%$ | muRata |
| C5, C8 | Open | Cap, 0603 | TDK, muRata |
| C6, C7 | C1608C0G1H102J | Cap, 1nF/50V, 0603, X7R 10\% | TDK |
|  | GRM188R71H102KA01D |  | muRata |
| Cs | GRM188R71H102KA01D | Cap, 1nF/50V, 0603, X7R, 10\% | muRata |
| D1 | MBRS540 | Schottky Diode | ON Semi |
| L | VLF10045-4R7M6R1 | Inductor, $4.7 \mu \mathrm{H}, 6.1 \mathrm{~A}$ | muRata |
| R1 | 31.6k | Res, 31.6k, 0603, 1\% |  |
| R2 | 20k | Res, 20k, 0603, 1\% |  |
| R3 | 10k | Res, 10k, 0603, 5\% |  |
| R4 | 0 | Res, 0, 0603 |  |
| R5 | Open | Res, 0603, 5\% |  |
| Rc | 20k | Res, 20k, 0603, 5\% |  |
| Rs | 3R3 | Res, 3.3, 1206, 1\% |  |
| U1 | AOZ1017AI | IC, MAX 3A, SO8 | AOS |

Output voltage is set by $\mathrm{R} 1: \mathrm{R} 1=\mathrm{R} 2 \bullet(\mathrm{Vout}-0.8) / 0.8$. Table 2 below shows the value of R 1 at typical output voltages.

Table 2.

| Vout $\mathbf{( V )}$ | $\mathbf{R 1} \mathbf{( k \Omega} \mathbf{)}$ | $\mathbf{R 2} \mathbf{( k \Omega} \mathbf{)}$ |
| :---: | :---: | :---: |
| 0.8 | 1 | Open |
| 1 | 2.49 | 10 |
| 1.2 | 4.99 | 10 |
| 1.5 | 8.66 | 10 |
| 1.8 | 12.7 | 10 |
| 2.5 | 21.5 | 10 |
| 3.3 | 31.6 | 10 |
| 5 | 52.3 | 10 |

## PCB Layout



Figure 1. Top Silk Screen


Figure 2. Top Layer


Figure 3. Bottom Layer

## Quick Start Guide

1. Connect the terminals of load to Vout and GND port.
2. Connect the DC power supply to Vin and GND port. Set DC power supply voltage to between 4.5 V and 16 V .
3. EN pin is connected to Vin via a OOhm resistor in the demo board. If a separate enable signal is desired, connect EN pin to any voltage source between 2.0 V and 16 V .
4. Measure input voltage at the Vin and GND ports to eliminate the effect of voltage drop on the wire between DC power supply and evaluation board.
5. Measure output voltage at the Vout and GND ports to eliminate the effect of voltage drop on the wire between load and evaluation board.
6. Use an oscilloscope to monitor the input ripple voltage across input capacitor C2.
7. Use an oscilloscope to monitor the output ripple voltage across output capacitor C3.

## Note:

When testing the ripple voltage, remove the cap of the voltage probe and touch the probe tip directly across the Vin or Vout and GND terminals, as shown in Figure 4.


Figure 4. Voltage Ripple Test

Alpha \&Omega Semiconductor reserves the right to make changes at any time without notice.

## LIFE SUPPORT POLICY

## ALPHA \& OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ALPHA \& OMEGA
SO8/SO8_EP Tape and Reel Data
SEMICONDUCTOR, LTD.

SO8/SO8 EP Carrier Tape


UNIT: MM

| PACKAGE | A0 | B0 | K0 | D0 | D1 | E | E 1 | E 2 | P0 | P1 | P2 | T |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD-8 | 6.40 | 5.20 | 2.10 | 1.60 | 1.50 | 12.00 | 1.75 | 5.50 | 8.00 | 4.00 | 2.00 <br> $(12 \mathrm{~mm})$ | $\pm 0.10$ |

## SO8/SO8 EP Reel




UNIT: MM

| TAPE SIZE | REEL SIZE | M | N | W | W 1 | H | K | S | G | R | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm | $\varnothing 330$ | $\varnothing 330.00$ <br> $\pm 0.50$ | $\phi 97.00$ <br> $\pm 0.10$ | 13.00 <br> $\pm 0.30$ | 17.40 <br> $\pm 1.00$ | $\phi 13.00$ <br> +0.50 <br> -0.20 | 10.60 | 2.00 <br> $\pm 0.50$ | --- | --- | --- |

## SO8/SO8 EP Tape

Leader / Trailer \& Orientation

Unit Per Reel: 3000pcs


# AOS Semiconductor Product Reliability Report 

# AOZ1016AI/1017AI/1015AI/1019AI/1075AI/1081AI/ 1017DI/1094DI, rev8 

Plastic Encapsulated Device

ALPHA \& OMEGA Semiconductor, Inc
495 Mercury Drive
Sunnyvale, CA 94085
U.S.

Tel: (408)830-9742
www.aosmd.com

This AOS product reliability report summarizes the qualification result for AOZ1016AI/1017AI/1015AI/1019AI/ 1075AI/1081AI/1017DI/1094DI.

Review of the electrical test results confirmed that
AOZ1016AI/1017AI/1015AI/1019AI/1075AI/1081AI/1017DI/1094DI pass AOS quality and reliability requirements for final product and package release.

## Table of Contents:

I. Product Description
II. Package and Die information
III. Qualification Test Requirements
IV. Qualification Tests Result
V. Reliability Evaluation
VI. Quality Assurance Information

## I. Product Description:

The AOZ1016AI is a high frequency 2A buck regulator with internal Schottky diode. AOZ1017AI is a 3 A buck regulator and AOZ1017DI is a 4A buck regulator with external Schottky diode. AOZ1015AI is a 1.5 A buck regulator with internal Schottky diode. AOZ1019AI is a 2A buck regulator with external Schottky diode. AOZ1075AI is a 1.2A buck regulator with internal Schottky diode. AOZ1081AI is a 1.8A buck regulator with internal Schottky diode. AOZ1094DI is a 5A buck regulator with external Schottky diode. These products are offered in a SO-8 or $5 \times 4 \mathrm{DFN}-8$ package and are rated over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range.

| Absolute Maximum Ratings |  |
| :--- | :---: |
| Parameter |  |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 18 V |
| LX, EN to AGND | $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$ |
| FB, COMP to AGND | 6 V |
| Storage Temperature (Ts) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature (TJ) | $+150^{\circ} \mathrm{C}$ |
| Thermal Characteristics |  |
| Package Thermal Resistance $\left(\mathrm{R}_{\Theta J \mathrm{~A}}\right)$ |  |

## II. Package and Die Information:

| Product ID | AOZ1016AI/1017AI/1015AI/1019AI/1075AI/1081AI (AOZ1017DI/1094DI) |
| :--- | :---: |
| Process | $0.5 \mathrm{um} \mathrm{5/18V2P2M} \mathrm{process}$ |
| Package Type | SO-8 (5x4DFN-8) |
| Die Size | $1532 \times 970$ um ${ }^{2}$ |
| L/F material | A194FH |
| Die attach material | 84-3J epoxy (IC), 84-1LMISR4 (Discrete) |
| Bond wire | $\mathrm{Au}, 1-\mathrm{mil} / 2-\mathrm{mil}$ |
| Mold Material | MP 8000 CH 4 or G700HC |

## III. Qualification Tests Requirements

- 2 lots of AOZ1016AI up to 500 hrs of Burn-In for new product final release.
- AOZ1015AI/1017AI/1019AI/1075AI are either same IC die as AOZ1016AI or minor metal change from AOZ1016AI and can be qualified by extension.
- 1 lot of AOZ1081Al up to 500 hrs of Burn-In for new product final release.
- 1 lot of AOZ1094DI 168 hrs of Burn-In for new product final release.
- Waive package stress test as lead-frames for AOZ1016AI/1017AI/1015AI are the same as AOZ1010AI and can be qual'd by extension. Lead-frame for AOZ1019AI is the same as AOZ1300AI and can be qual'd by extension.
- 2 lots of AOZ1014DIL, 250 temperature cycles and 96 hrs Pressure Pot for 5x4DFN-8 package release.


## IV. Qualification Tests Result

| Test Item | Test Condition | Sample Size | Result | Comment |
| :---: | :---: | :---: | :---: | :---: |
| HTOL | $\begin{gathered} \text { Per JESD 22-A108-B } \\ V_{\text {IN }}=16 \mathrm{~V} \\ \mathrm{Tj}^{0}=125{ }^{0} \mathrm{C} \end{gathered}$ | 3 lots | pass | One AOZ1016AI lot (BD004), 120 units passed HTOL 500 hrs test. One AOZ1016AI lot (BD006), 60 units passed HTOL 500 hrs test. One AOZ1081AI lot (BA001), 60 units passed HTOL 500 hrs test. One AOZ1094DI lot (ZA8V11), 60 units passed HTOL 168 hrs test. |
| ESD (HBM, MM) | Per JESD 22-A114, JESD 22-A115-A, JESD 22-C101-C | 3 units each mode | pass | 3 units (BD008) AOZ1016AI passed 2KV HBM, 3 units (BD008) AOZ1016AI passed 200V MM. <br> 3 units (BD011) AOZ1017AI passed 2KV HBM, 3 units (BD011) AOZ1017AI passed 200V MM. 3 units (BD004) AOZ1015AI passed 2KV HBM, 3 units (BD004) AOZ1015AI passed 200V MM. 3 units (BD003) AOZ1019AI passed 2KV HBM. 3 units (BD003) AOZ1019AI passed 200V MM. 3 units (BD002) AOZ1075AI passed 2KV HBM, 3 units (BD002) AOZ1075AI passed 200V MM. 3 units (BA001) AOZ1081AI passed 2KV HBM, 3 units (BA001) AOZ1081AI passed 200V MM. 3 units (ZA8T11) AOZ1017DI passed 2KV HBM, 3 units (ZA8T11) AOZ1017DI passed 200V MM. 3 units (ZA8V11) AOZ1094DI passed 2KV HBM, 3 units (ZA8V11) AOZ1094DI passed 200V MM. |
| Latch-up | Per JESD 78A | 10 units | pass | 5 units (BD003) AOZ1016AI passed latch-up test. 5 units (BD009) AOZ1017AI passed latch-up test. |


| SO-8 Package Qualification Data (qual by extension using AOZ1010AI data) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Pre-Conditioning | $\begin{aligned} & \text { Per JESD 22-A113 } \\ & \text { 85C } / 85 \% \text { RH, } 3 \text { cyc } \\ & \text { reflow } @ 260 \text { C } \end{aligned}$ | 3 lots | pass | One AOZ1010A lot (FA7C8), 170 units and 2 other AOZ1010A lots (F857N and F856K), 144 units each, passed preconditioning. |
| HAST | 130 +l- 2 C, 85\%RH, 33.3 psi , at VCC min power dissipation | $\begin{aligned} & 1 \text { lot (60 } \\ & \text { llot) } \end{aligned}$ | pass | One AOZ1010A lot (FA7C8), 60 units, passed. <br> (Only one lot of data is available but there are many SO8 package qual. HAST data available from discrete FET for reference. (e.g. <br> AO4403/4413/4912/4446/4610/4800/48 18 etc.) |
| Temperature Cycle | -65 C to +150 C , air to air (2cyc/hr) | $\begin{aligned} & 1 \text { lot (55 } \\ & \text { llot) } \\ & 2 \text { lots } \\ & \text { ( } 77 \text { Ilot) } \\ & \hline \end{aligned}$ | pass | One AOZ1010A lot (FA7C8), 55 units and 2 other AOZ1010A lots (F857N and F856K), 77 units each, passed TC 500 hrs . |
| Pressure Pot | $\begin{aligned} & 121 \text { C, 15+l-1 PSIG, } \\ & \text { RH }=100 \% \end{aligned}$ | ```1 lot (55 /lot) 2 lots (77 llot)``` | pass | One AOZ1010A lot (FA7C8), 55 units and 2 other AOZ1010A lots (F857N and F856K), 77 units each, passed PCT 96 hrs. |
| 5x4DFN-8 Package Qualification Data |  |  |  |  |
| Pre-Conditioning | $\begin{aligned} & \text { Per JESD 22-A113 } \\ & \text { 85C } 185 \% \mathrm{RH}_{\text {, }} 3 \text { cyc } \\ & \text { reflow@260 } \mathrm{C} \end{aligned}$ | 2 lots | pass | Two AOZ1014DIL lots (BA003, BA004), 82 units each, passed preconditioning. |
| Temperature Cycle | -65 C to +150 C , air to air (2cyc/hr) | 2 lots | pass | Two AOZ1014DIL lots (BA003, BA004), 82 units each, passed 250 temperature cycles. |
| Pressure Pot | $\begin{aligned} & 121 \text { C, 15+l-1 PSIG, } \\ & \text { RH }=100 \% \end{aligned}$ | 2 lots | pass | Two AOZ1014DIL lots (BA003, BA004), 82 units each, passed 96 hrs Pressure Pot. |

## V. Reliability Evaluation

The presentation of FIT rate for the individual product reliability is restricted by the actual burn-in sample size of the product. Failure Rate Determination is based on JEDEC Standard JESD 85. FIT means one failure per billion hours.

FIT rate (per billion): 18
MTBF = 6342 years
The failure rate $(\lambda)$ is calculated as follows:

$$
\begin{aligned}
& \lambda=\left(\chi^{2}[C L,(2 f+2)] / 2\right) \times(1 / S S \times t \times A F) \ldots \ldots .[\text { eqn 1] where } C L=\% \text { of confidence level } \\
& f=\text { number of failure } \\
& S S=\text { sample size } \\
& t=\text { stress time }
\end{aligned}
$$

Looking up the $\chi^{2} / 2$ table for zero failure (in HTOL) with $60 \%$ confidence, the value of $\left(\chi^{2}[C L,(2 f+2)] / 2\right)$ is 0.92 .

The Acceleration Factor (AF) is calculated from the following formula:

$$
\begin{array}{lll}
\mathrm{AF}=\exp \left\{\left(\mathrm{E}_{\mathrm{a}} / \mathrm{k}\right) \times\left[1 / \mathrm{T}_{0}-1 / \mathrm{T}_{\mathrm{s}}\right]\right\} & \text { where } & \mathrm{E}_{\mathrm{a}}=\text { activation energy } \\
& \mathrm{k}=\text { Boltzman constant } \\
& \mathrm{T}_{0}=\text { operating } \mathrm{T}_{\mathrm{J}} \\
& \mathrm{~T}_{\mathrm{s}}=\text { stress } \mathrm{T}_{\mathrm{J}}
\end{array}
$$

Taking the result of HTOL with SS (Total of 9 lots, 2 lots AOZ1010, 2 lots AOZ1014, 2 lots AOZ1016, 2 lots AOZ1020 and 1 lot AOZ1021) $=634$ and $t=500 \mathrm{hr}$. and assuming under typical operating environment, $\mathrm{T}_{0}=55^{\circ} \mathrm{C} ; \mathrm{E}_{\mathrm{a}}=0.7 \mathrm{eV}$ and $\mathrm{T}_{\mathrm{s}}=140^{\circ} \mathrm{C}$

$$
\mathrm{AF}=\exp \left\{\left(0.7 / 8.617 \times 10^{-5}\right) \times[1 /(273+55)-1 /(273+140)]\right\}=164
$$

Substituting the values in equation 1 , we have

$$
\lambda=0.92 \times\{1 /(634 \times 500 \times 164)\}=1.77 \mathrm{E}-8 \mathrm{hr}^{-1} \text { or } 18 \text { FIT }[\mathrm{MTBF}=(1000 / \lambda) \text { million hrs.] }
$$

The calculation shows that under typical operating environment, the device failure rate is less than 18 FIT or an MTBF of over 55.56 million hours.

The qualification test results confirm that AOZ1016AI/1017AI/1015AI/1019AI/1075AI/1081AI/1017DI/1094DI passed AOS quality and reliability requirements for product manufacturing release.

## VI. Quality Assurance Information

Acceptable Quality Level for outgoing inspection: $\mathbf{0 . 1}$ \% for electrical and visual. Guaranteed Outgoing Defect Rate: < $\mathbf{5 0} \mathbf{~ p p m}$
Quality Sample Plan: conform to Mil-Std -105D

