swissbit®

Product Data Sheet

Industrial microSDHC / SDXC **Memory Card**

S-56u High reliability series UHS-I Interface, 3D pSLC-mode

Extended and Industrial Temperature Grade

Date: September 19, 2024 Revision: 1.14





Contents

| 1. | PRODUCT SUMMARY | 3 |
|-----|--|----------------|
| 2. | PRODUCT FEATURES | 3 |
| 3. | ORDERING INFORMATION | 5 |
| 4. | PRODUCT DESCRIPTION | 7 |
| | 4.1 PERFORMANCE SPECIFICATIONS 4.2 ENVIRONMENTAL SPECIFICATIONS 4.3 REGULATORY COMPLIANCE 4.4 PHYSICAL DIMENSIONS. 4.5 RELIABILITY 4.6 ENDURANCE. | 9 10 10 |
| 5. | USER DENSITY SPECIFICATION | 13 |
| 6. | CARD PHYSICAL | 13 |
| | 6.1 Physical description | 13 |
| 7. | ELECTRICAL INTERFACE | 14 |
| | 7.1 ELECTRICAL DESCRIPTION. 7.2 POWER UP / POWER DOWN BEHAVIOR AND RESET. 7.3 DC CHARACTERISTICS. 7.4 SIGNAL LOADING. 7.5 AC CHARACTERISTICS | 15 15 16 |
| 8. | HOST ACCESS SPECIFICATION | 17 |
| | 8.1 SD and SPI Bus Modes | |
| 9. | LIFE TIME MONITORING | . 23 |
| 10. | PART NUMBER DECODER | . 24 |
| 11. | MARKING SPECIFICATION | . 26 |
| | 11.1 Top View | |
| 12 | REVISION HISTORY | 27 |



S-56u High reliability series Industrial microSDHC / SDXC Memory Card 4 GBytes up to 128 GBytes

1. Product Summary

- Capacities: 4 GBytes, 8 GBytes, 16 GBytes, 32 GBytes, 64 GBytes, 128 GBytes
- Form Factor: Standard microSD Memory card form factor 15.0mm x 11.0mm x 0.7mm (1.0mm)
- **Compliance**: Fully compliant with SD Memory Card specification 6.10
 - SDHC/SDXC high speed mode, UHS-I
 - Speed class 10/U3/V30/A2 according SD6.10 specification
 - SD2.0 backward compliant
 - FAT32 / exFAT preformatted
- **Environmental:** RoHS / REACH Compliant
- Compatibility: Support SD SPI mode
- Performance:
 - Read performance: sequential read up to 97 MBytes/s
 - Write performance: sequential write up to 83 MBytes/s
 - SDR12, SDR25, SDR50, SDR104, DDR50 mode
- **Operating Temperature Range:**
 - o Extended: -25 °C to 85 °C
 - o Industrial: -40 °C to 85 °C
- **Storage Temperature Range:**
 - o Extended: -25 °C to 100 °C
 - Industrial: -40 °C to 100 °C
- Operating Voltage: 2.7...3.6V
- Data Retention: 10 years @ life begin; 1 year @ life end
- Error Correction: Advanced ECC (Error Correction Code)
 - Mean Time Between Failure (MTBF): > 3,000,000 hours

2. Product Features

- High performance 6.10 specification
 - o SD burst up to 104MB/s
 - o SD Normal speed o...25MHz clock rate
 - o SD High speed 25...50MHz clock rate
 - SD UHS-I speed o...50MHz (DDR) and o...208MHz (SDR)
- Power Supply: (Low-power CMOS technology)
 - 2.7...3.6V normal operating voltage
- Optimized FW algorithms especially for read/write access, highest random write performance and best endurance with long data retention.
 - Designed for usage in applications with highest requirements regarding reliability like data logging, POS/POI, Medical and other demanding use-cases.

The verification of host system and storage device compatibility is in customer's responsibility. Swissbit can provide guidance and support on request.



Switzerland

Industriestrasse 4



- Especially suitable for intensive read/write operations
- Advanced power-off reliability technology
- Wear Leveling technology
 - Equal wear leveling of static and dynamic data. The wear leveling assures that dynamic data as well as static data is balanced evenly across the memory. With that the maximum write endurance of the device is guaranteed
- The S-56u high reliability series is optimized for high read/write traffic for demanding industrial applications. The series is especially developed for high random write performance and best endurance.
- Read Disturb Management
 - The read commands are monitored and the content is refreshed when critical levels have occurred
- Data Care Management
 - The interruptible background process maintain the user data for Read Disturb effects or Retention degradation due to high temperature effects
- Near miss ECC technology Minimize the risk of uncorrectable bit failure over the product life time. Each read command analyzes the ECC margin level and refresh data if necessary
- Diagnostic features with Life Time Monitoring tool support
- High reliability
 - o The product is optimized for long life cycle that requires superior data retention because of high temperature mission profile
 - o FW is designed to ensure highest reliability at lowest possible DPPM rates
 - Number of card insertions/removals up to 20,000
 - Industrial Temperature range -40° up to 85°C inclusive full cross temperature support²
 - SIP (System In Package) process for extreme dust, water and ESD proof
- Controlled "Locked" BOM & PCN process
- Customized options like CID registers, CPRM keys, firmware incl. settings and marking on request
- Manufactured in a TS 16949 certified factory
- In-field firmware update³
- Swissbit Life Time Monitoring (SBLTM) Tool and SDK for SBLTM (on request)

















² Cross temp. stability of 125 Kelvin: Feasible temperature difference between write/read of same data, e.g. write @-40°C, read

³ The support of In-Field FW update capabilities on host systems is recommended.



3. Ordering Information

Table 1: Standard Product List

| | Temperature | | | | |
|------------|------------------------------|------------------------------|--|--|--|
| Capacity | Extended | Industrial | | | |
| | Part Number | Part Number | | | |
| 4 GBytes | SFSDoo4GNgAM1Tf-E-xx-2yP-STD | SFSDoo4GNgAM1Tf-I-xx-2yP-STD | | | |
| 8 GBytes | SFSDoo8GNgAM1Tf-E-xx-2yP-STD | SFSDoo8GNgAM1Tf-I-xx-2yP-STD | | | |
| 16 GBytes | SFSD016GNgAM1Tf-E-xx-2yP-STD | SFSDo16GNgAM1Tf-I-xx-2yP-STD | | | |
| 32 GBytes | SFSD032GNgAM1Tf-E-xx-2yP-STD | SFSDo32GNgAM1Tf-I-xx-2yP-STD | | | |
| 64 GBytes | SFSDo64GNgAM1Tf-E-xx-2yP-STD | SFSDo64GNgAM1Tf-I-xx-2yP-STD | | | |
| 128 GBytes | SFSD128GNgAM1Tf-E-xx-2yP-STD | SFSD128GNgAM1Tf-I-xx-2yP-STD | | | |

g = product generation, f = flash generation, xx = flash configuration, y = firmware revision

Table 2: Available Part Numbers

| Gen3 Flash with Firmware 2 | | | | | |
|----------------------------|------------------------------|------------------------------|--|--|--|
| | Temperature | | | | |
| Capacity | Extended | Industrial | | | |
| | Part Number | Part Number | | | |
| 4 GBytes | SFSD004GN1AM1T0-E-5E-22P-STD | SFSD004GN1AM1T0-I-5E-22P-STD | | | |
| 8 GBytes | SFSD008GN1AM1T0-E-5E-22P-STD | SFSD008GN1AM1T0-I-5E-22P-STD | | | |
| 16 GBytes | SFSD016GN1AM1T0-E-ZK-22P-STD | SFSDo16GN1AM1TO-I-ZK-22P-STD | | | |
| 32 GBytes | SFSD032GN1AM1T0-E-ZK-22P-STD | SFSD032GN1AM1T0-I-ZK-22P-STD | | | |

Table 3: Available Part Numbers

| | Gen3 Flash with Firmware 3 | | | | | | |
|-----------|------------------------------|------------------------------|--|--|--|--|--|
| | Тетре | erature | | | | | |
| Capacity | Extended | Industrial | | | | | |
| | Part Number | Part Number | | | | | |
| 4 GBytes | SFSDoo4GN1AM1TO-E-5E-23P-STD | SFSD004GN1AM1T0-I-5E-23P-STD | | | | | |
| 8 GBytes | SFSDoo8GN1AM1TO-E-5E-23P-STD | SFSDoo8GN1AM1TO-I-5E-23P-STD | | | | | |
| 16 GBytes | SFSDo16GN1AM1TO-E-ZK-23P-STD | SFSDo16GN1AM1TO-I-ZK-23P-STD | | | | | |
| 32 GBytes | SFSDo32GN1AM1TO-I-ZK-23P-STD | | | | | | |



Table 4: Available Part Numbers

| Gen5 Flash with Firmware 1 | | | | | |
|----------------------------|--|------------------------------|--|--|--|
| | Temperature | | | | |
| Capacity | Extended | Industrial | | | |
| | Part Number | Part Number | | | |
| 4 GBytes | - SFSDoo4GN1AM1TB-I- | | | | |
| 8 GBytes | - SFSDoo8GN1AM1TB-I-CE-21Q | | | | |
| 16 GBytes | SFSD016GN1AM1TB-E-CE-21P-STD SFSD016GN1AM1TB-I-CE-21P-ST | | | | |
| 32 GBytes | SFSD032GN1AM1TB-E-EF-21P-STD | SFSDo32GN1AM1TB-I-EF-21P-STD | | | |
| 64 GBytes | SFSD064GN1AM1TB-E-IK-21P-STD SFSD064GN1AM1TB-I-IK-21P | | | | |
| 128 GBytes | SFSD128GN1AM1TB-E-WK-21P-STD SFSD128GN1AM1TB-I-WK-21P-S | | | | |

Table 5: Available Part Numbers

| Gen5 Flash with Firmware 2 | | | | | |
|----------------------------|---|------------------------------|--|--|--|
| | Temperature | | | | |
| Capacity | Extended | Industrial | | | |
| | Part Number | Part Number | | | |
| 4 GBytes | - | SFSDoo4GN1AM1TB-I-CE-22Q-STD | | | |
| 8 GBytes | - | SFSDoo8GN1AM1TB-I-CE-22Q-STD | | | |
| 16 GBytes | 16 GBytes SFSD016GN1AM1TB-E-CE-22P-STD SFSD016GN1AM1TB-I-CE-22 32 GBytes SFSD032GN1AM1TB-E-EF-22P-STD SFSD032GN1AM1TB-I-EF-22 | | | | |
| 32 GBytes | | | | | |
| 64 GBytes | SFSD064GN1AM1TB-E-IK-22P-STD | SFSD064GN1AM1TB-I-IK-22P-STD | | | |
| 128 GBytes | 128 GBytes SFSD128GN1AM1TB-E-WK-22P-STD SFSD128GN1AM1TB-I-WK-22P-S | | | | |



4. Product Description

The microSD Memory Card is a small form factor non-volatile memory card that provides high capacity data storage. Its aim is to capture, retain and transport data, audio and images, facilitating the transfer of all types of digital information between a large variety of digital systems.

The card operates in two basic modes:

- SDHC/SDXC and UHS-I card modes
- SPI mode

The microSD Memory Card also supports SD Default and High Speed mode with up to 50MHz clock frequency as well as UHS-I modes DDR50, SDR12/25/50/104 with up to 208MHz clock frequency.

- SD Memory card Specification Part 1, Physical layer Specification V6.10
- SD Memory card Specification Part 2, File System Specification V3.00
- microSD Card Addendum Ver4.20

Simplified specifications are available at https://www.sdcard.org/

The Card has an internal intelligent controller that manages interface protocols, data storage and retrieval as well as hardware LDPC Error Correction Code (ECC), defect handling, diagnostics and clock control. The advanced wear leveling mechanism assures an equal usage of the Flash memory cells to extend the lifetime.

The hardware LDPC-code ECC allows to detect and correct up to 120 defect bits per 1kByte.

The card has a power-loss management feature to prevent data corruption after power-down.

The cards are RoHS compliant and lead-free.



4.1 Performance Specifications

The S-56u read/write sequential and random CDM performance benchmarks are detailed in the following tables.

Table 6: Read/Write Performance

| Gen3 Flash | | | | | |
|--------------------|------|-------|-------------------|----------|------|
| System Performance | | tyı | 0 ^{4, 5} | | Unit |
| | 4GB | 8GB | 16GB | 32GB | |
| Sequential Read | 95 | 95 | 95 | 95 | MB/s |
| Sequential Write | 25 | 74 | 78 | 83 | |
| Random Read 4k | 2190 | 2190 | 2190 | 2180 | Long |
| Random Write 4k | 1150 | 1250 | 1320 | 1360 | IOPS |
| Speed class | | 10/U3 | /V30/A2 | <u> </u> | |

| Gen5 Flash | | | | | | | |
|--|------|------|------|------|------|-------|------|
| Firmware 1 | | | | | | | |
| System Performance Typ ^{4, 5} | | | | | Unit | | |
| | 4GB | 8GB | 16GB | 32GB | 64GB | 128GB | |
| Sequential Read | 95 | 95 | 95 | 95 | 95 | 95 | MB/s |
| Sequential Write | 24 | 78 | 78 | 80 | 81 | 81 | |
| Random Read 4k | 4600 | 4600 | 4900 | 4900 | 4950 | 4740 | IODC |
| Random Write 4k | 1450 | 1450 | 1700 | 1780 | 1780 | 1800 | IOPS |
| Speed class 10/U3/V30/A2 | | | | | | | |

| Gen5 Flash | | | | | | | |
|--------------------------|----------------------------|------|------|------|------|-------|------|
| Firmware 2 | | | | | | | |
| System Performance | System Performance Typ4, 5 | | | | | Unit | |
| | 4GB | 8GB | 16GB | 32GB | 64GB | 128GB | |
| Sequential Read | 97 | 97 | 97 | 97 | 97 | 97 | MB/s |
| Sequential Write | 77 | 78 | 78 | 80 | 80 | 80 | |
| Random Read 4k | 3950 | 3950 | 4000 | 4000 | 4000 | 4000 | LODG |
| Random Write 4k | 1750 | 1750 | 1750 | 1800 | 1800 | 1800 | lops |
| Speed class 10/U3/V30/A2 | | | | | | | |

All values refer to Toshiba / Kioxia Flash 128Gb/256Gb 3D TLC
 Card Speed measured with USB-SD Memory Card reader with Crystal Disk Mark 5.1.2 test tool 5x 1GB.



4.2 Environmental Specifications

4.2.1 Recommended operating conditions

Table 8: microSD Memory Card recommended operating conditions

| Parameter | min | typ | max | unit |
|----------------------------------|-----|-----|-----|------|
| Extended Operating Temperature | -25 | 25 | 85 | °C |
| Industrial Operating Temperature | -40 | 25 | 85 | °C |

4.2.2 Recommended storage conditions

Table 9: microSD Memory Card recommended storage conditions⁶

| Parameter | min | typ | max ⁷ | unit |
|--------------------------------|-----|-----|------------------|------|
| Extended Storage Temperature | -25 | 25 | 100 | °C |
| Industrial Storage Temperature | -40 | 25 | 100 | °C |

4.2.3 Humidity & EMC

Table 10: Humidity & EMC

| Parameter | Condition |
|---------------------------|--|
| Humidity (non-condensing) | 85% RH @85°C 1000h |
| ESD | up to ±4 kV (contact discharge), according to IEC61000-4-2 and SDA, Human Body Model 150pF/ 3300hm, on each contact pad, non-operating up to ±15 kV, (air discharge), according to IEC61000-4-2 and SDA, Human Body Model 150pF/ 3300hm, isolated contact pad area, non-operating |

4.2.4 Environmental conditions

Table 11: Environmental conditions

| Parameter | Condition | | | |
|-------------------|--|--|--|--|
| UV light exposure | UV: 254nm, 15Ws/cm ⁻ according to IS07816-1 | | | |
| X-Ray | o.1 Gy 70keV to 140KeV (IS07816-1) according SDA | | | |
| Durability | 20,000 mating cycles | | | |
| Drop Test | 1.5m free fall | | | |
| Bending / Torque | 10N / 0.15Nm ±2.5° max | | | |
| Mechanical Shock | 1500G, 0.5ms, half sine wave ±xyz-axis, 4 pulses each non-operating, JESD22B110/B104 Condition B | | | |
| Vibration | 50G, p-p, 202000Hz, sweep xyz-axis, 4 pulses each, non-operating, MIL-STD-883 M2007.3 Condition B | | | |

High Temperature storage without operation reduces the data retention, in operation the data will be refreshed, if data error issues were detected



⁶ The data retention time at temperature above 40°C is reduced. Swissbit can provide more data and support on request.



4.3 Regulatory Compliance

The S-56u devices comply with the regulations / standards listed in Table 12.

Table 12: Environmental conditions

| Abbreviation | Regulation/ Standard | | | |
|--------------|---|--|--|--|
| ЕМС | CE - 2014/30/EU FCC - 47 CFR Part 15 UKCA - S.I. 2016 No. 1091 and S.I. 2012 No. 3032 | | | |
| RoHS | 2011/65/EU with 2015/863/EU and 2017/2102/EU | | | |
| REACh | 1907/2006/EU and 207/2011/EU | | | |
| WEEE | 2012/19/EU | | | |

4.4 Physical dimensions

Table 13: Physical dimensions

| Outer Physical dimensions | Value | Unit |
|---------------------------|----------------------|------|
| Length | 15.00±0.1 | |
| Width | 11.00±0.1 | mm |
| Thickness | 0.7 (1.) ±0.1 | |
| Weight (typ.) | 0.4 | g |

4.5 Reliability

Data reliability with data retention at the beginning and end of life is provided in the table below.

Table 14: Reliability8

| Parameter | Value ⁹ |
|---|--------------------|
| Data Retention at beginning @ 40°C | 10 years |
| Gen3 Data Retention at life end (30k PE cycles) @ 40°C | 1 year |
| Gen5 Data Retention at life end (100k PE cycles) @ 40°C | 1 year |

⁸ NAND Flash data retention and endurance characteristics are defined according to JEDEC JESD47 and JESD22. The endurance limits of the storage shall be monitored by the life time information and simulated before field usage by the customer.

⁹ After every power on the card reads the whole flash and performs a data refresh if necessary. Therefore, the data retention can be much longer in most use cases.



4.6 Endurance

Endurance represented as TeraBytes Written (TBW) is provided in the the following tables.

Table 15: Endurance10, 11

| | Gen3 Flash | | | | | | |
|-----------|---|---|---|--|--|--|--|
| Capacity | TeraBytes Written (TBW) @ Seq. Write 1MB Operation | TeraBytes Written (TBW) @ Random Write 128kB Operation | TeraBytes Written (TBW) @ Random Write 4kB Operation | | | | |
| 4 GBytes | 177 | 11.0 | 3.9 | | | | |
| 8 GBytes | 334 | 20.6 | 4.5 | | | | |
| 16 GBytes | 501 | 29.2 | 5.3 | | | | |
| 32 GBytes | 1033 | 42.6 | 4.8 | | | | |

Table 16: Endurance^{10, 11}

| | Gen5 Flash | | | | | |
|------------|---|---|---|--|--|--|
| | Firmware 1 | | | | | |
| Capacity | TeraBytes Written (TBW) @ Seq. Write 1MB Operation | TeraBytes Written (TBW) @ Random Write 128kB Operation | TeraBytes Written (TBW) @ Random Write 4kB Operation | | | |
| 4 GBytes | 869 | 190.0 | 82.0 | | | |
| 8 GBytes | 1607 | 143.0 | 36.0 | | | |
| 16 GBytes | 1496 | 73.5 | 12.2 | | | |
| 32 GBytes | 3367 | 144.1 | 19.7 | | | |
| 64 GBytes | 6975 | 53.5 | 5.4 | | | |
| 128 GBytes | 13961 | 106.1 | 8.5 | | | |

¹¹ Sequential write 1MB simulates a continuous stream recording on a drive which has been preconditioned with a sequential write of the complete drive, Random Write 128KB or 4KB represent data logging applications with large or small block sizes.



The specified TBW is valid, if the amount of data is spread evenly over at least 24 months. Higher daily data volume or frequent writing below o°C reduces the specified TBW. The drive endurance limit, also called EOL or o% remaining life, is defined as TBW or DWPD over the product's limited lifetime warranty period. TBW calculations refer to the JEDEC JESD218A and JESD219A standard for SSD device life and endurance measurement techniques if not otherwise specified.



| | Gen5 Flash | | | | | | |
|------------|---|---|---|--|--|--|--|
| | Firmware 2 | | | | | | |
| Capacity | TeraBytes Written (TBW) @ Seq. Write 1MB Operation | TeraBytes Written (TBW) @ Random Write 128kB Operation | TeraBytes Written (TBW) @ Random Write 4kB Operation | | | | |
| 4 GBytes | 2100 | 383.5 | 134.3 | | | | |
| 8 GBytes | 2200 | 315.0 | 68.0 | | | | |
| 16 GBytes | 2246 | 141.5 | 17.5 | | | | |
| 32 GBytes | 4500 | 273.1 | 26.0 | | | | |
| 64 GBytes | 7110 | 83.8 | 6.8 | | | | |
| 128 GBytes | 14025 | 166.5 | 10.4 | | | | |



5. User density specification

Table 17: microSD Memory Card capacity specification

| Capacity | Sectors | Total addressable Bytes |
|------------|-------------|-------------------------|
| 4 GBytes | 7,774,208 | 3,980,394,496 |
| 8 GBytes | 15,802,368 | 8,090,812,416 |
| 16 GBytes | 30,318,592 | 15,523,119,104 |
| 32 GBytes | 60,637,184 | 31,046,238,208 |
| 64 GBytes | 121,634,816 | 62,277,025,792 |
| 128 GBytes | 244,809,728 | 125,342,580,736 |

6. Card physical

6.1 Physical description

The microSD Memory Card contains a single chip controller and Flash memory module(s). The controller interfaces with a host system allowing data to be written to and read from the Flash memory module(s).

15.0

Figure 1: Simplified mechanical dimensions microSD Memory Card

The dimensions and tolerances are according to the SD specification.



7. Electrical interface

7.1 Electrical description

Figure 2: microSD Memory Card shape and Interface (bottom view)




Table 18: Pad Assignment - SD Mode

| Pin | | SD Mode | |
|-----|-----------------------|----------------------|--------------------------------|
| | Name | Type ¹² | Description |
| 1 | DAT2 ¹³ | I/O/PP | Data Line [Bit 2] |
| 2 | CD/DAT3 ¹⁴ | I/O/PP ¹⁵ | Card Detect/ Data Line [Bit 3] |
| 3 | CMD | PP | Command/Response |
| 4 | VDD | S | Supply voltag_ |
| 5 | CLK | I | Clock |
| 6 | VSS | S | Supply voltage ground |
| 7 | DATo | I/O/PP | Data Line [Bit o] |
| 8 | DAT1 ¹⁶ | I/O/PP | Data Line [Bit 1] |

¹⁶ DATI line may be used as Interrupt Output (from the Card) in SDIO mode during all the times that it is not in use for data transfer operations (refer to "SDIO Card Specification" for further details).



¹² S: power supply; I: input; 0: output using push-pull drivers; PP: I/O using push-pull drivers

DAT2 line may be used as Read Wait signal in SDIO mode (refer to "SDIO Card Specification" for further details).

14 The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET_BUS_WIDTH command. The Host shall keep its own DAT1-DAT3 lines in input mode, as well, while they are not used.

¹⁵ At power up this line has a 50k0hm pull up enabled in the card. This resistor serves two functions Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode it should drive the line low. For Card detection, the host detects that the line is pulled high. The host should disconnect this pull-up during regular data transfer, with SET_CLR_CARD_DETECT (ACMD42) command.



Table 19: Pad Assignment - SPI Mode

| Pin | SPI Mode | | | | |
|-----|----------|--------------------|------------------------|--|--|
| | Name | Type ¹² | Description | | |
| 1 | RSV | | | | |
| 2 | CS | l ¹⁵ | Chip Select (neg true) | | |
| 3 | DI | l | Data In | | |
| 4 | VDD | S | Supply voltage | | |
| 5 | SCLK | l | Clock | | |
| 6 | VSS | S | Supply voltage ground | | |
| 7 | DO | O/PP | Data Out | | |
| 8 | RSV | | | | |

7.2 Power up / Power down behavior and reset

7.2.1 Power up

The host can start with communication 1ms after 2.7V is reached according the SDA specification. That should perform 74 clock cycles and start with the sequence CMDo, CMD8, ACMD41 until card is ready as described in the SD specification 6.10.

7.2.2 Power down

When the power falls below 2.6V the controller stops the communication to the flash, but enables the flash to finish a started flash program operation (if voltage drop is not fast).

7.2.3 Power drop

If the voltage drops below 2.6V and rises again, the card performs a reset. The card must be initialized like after a power on.

7.3 DC characteristics

Measurements are not recommended operation conditions unless otherwise specified.

Table 20: DC characteristics

| Symbol | Parameter | Density | Min | Тур | Max | Unit | Notes |
|-----------------|---|----------------|-----|----------|-----|------|-------------------|
| | Operating Current Read | 4GB | | 145 / 45 | 160 | mA | @ 25°C |
| I _{DD} | (UHS-I / HS) | 8/16/32/64/128 | | 140 / 50 | 160 | mA | @ 25°C |
| | Operating Current Write (UHS-I / HS) | 4GB | | 90 / 50 | 120 | mA | @ 25°C |
| I _{DD} | | 8/16/32/64/128 | | 90 / 50 | 120 | mA | @ 25°C |
| I _{DD} | Standby Current | | | 2 | | mA | @ 25°C |
| I _{DD} | Autoread Current (UHS-I / HS) during standby | | | 65 / 40 | 110 | mA | @ 25°C |
| I _{LI} | Input Leakage Current | | -2 | | 2 | μΑ | without pull up R |
| I _{LO} | Output Leakage Current | | -2 | | 2 | μΑ | without pull up R |



Table 21: microSD Memory Card recommended operation conditions

| Symbol | Parameter | | Min | Тур | Max | Unit |
|----------|----------------|------------------------------------|-----|-----|-----|------|
| V_{DD} | Supply voltage | Normal operating status | 2.7 | 3.3 | 3.6 | V |
| - | Power Up T | Power Up Time (from oV to VDD min) | | | 250 | ms |

7.4 Signal loading

According to SD specification

7.5 AC characteristics

7.5.1 Default speed mode (0-25MHz)

According to SD specification

7.5.2 High speed mode (o-50MHz)

According to SD specification

7.5.3 UHS modes

UHS modes were driven with a signal level of 1.8V. The cards support following UHS-I modes:

Table 22: Supported UHS-I modes

| Mode | Max. Burst MB/s | Max. Clock frequency MHz |
|--------|-----------------|------------------------------|
| SDR12 | 12.5 | 25 |
| SDR25 | 25 | 50 |
| SDR50 | 50 | 100 |
| SDR104 | 104 | 208 |
| DDR50 | 50 | 50 (rising and falling edge) |

According to the SD specification



8. Host access specification

The following chapters summarize how the host accesses the card:

- Chapter 8.1 summarizes the SD and SPI buses.
- Chapter 8.2 summarizes the registers.

8.1 SD and SPI Bus Modes

The card supports SD and the SPI Bus modes. Application can chose either one of the modes. Mode selection is transparent to the host. The card automatically detects the mode of the reset command and will expect all further communication to be in the same communication mode. The SD mode uses a 4-bit high performance data transfer, and the SPI mode provides compatible interface to MMC host systems with little redesign, but with a lower performance.

8.1.1 SD Bus Mode Protocol

The SD Bus mode has a single master (host) and multiple slaves (cards) synchronous topology. Clock, power, and ground signals are common to all cards. After power up, the SD Bus mode uses DATo only; after initialization, the host can change the cards' bus width from 1 bit (DATo) to 4 bits (DATo-DAT3). In high speed mode, only one card can be connected to the bus.

Communication over the SD bus is based on command and data bit streams which are initiated by a start bit and terminated by a stop bit.

- Command: a command is a token which starts an operation. A command is sent from the host either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line.
- Response: a response is a token which is sent from an addressed card, or (synchronously) from all connected cards, to the host as an answer to a previously received command. A response is transferred serially on the CMD line.
- Data: data can be transferred from the card to the host or vice versa. Data is transferred via the data lines.

8.1.2 SPI Bus Mode Protocol

The Serial Peripheral Interface (SPI) Bus is a general purpose synchronous serial interface. The SPI mode consists of a secondary communication protocol. The interface is selected during the first reset command after power up (CMDo) and it cannot be changed once the card is powered on.

While the SD channel is based on command and data bit streams which are initiated by a start bit and terminated by a stop bit, the SPI channel is byte oriented. Every command or data block is built of 8-bit bytes and is byte aligned to the CS signal.

The card identification and addressing methods are replaced by a hardware Chip Select (CS) signal. There are no broadcast commands. For every command, a card (slave) is selected by asserting (active low) the CS signal.

The CS signal must be continuously active for the duration of the SPI transaction (command, response and data). The only exception occurs during card programming, when the host can de-assert the CS signal without affecting the programming process.

The bidirectional CMD and DAT lines are replaced by unidirectional dataIn and dataOut signals.

Table 23: SPI Bus signals

| Signal | Description | | | |
|----------|---------------------------|--|--|--|
| ICS | Host to card chip select | | | |
| CLK | Host to card clock signal | | | |
| Data In | Host to card data signal | | | |
| Data Out | Card to host data signal | | | |
| Vdd, Vss | Power and ground | | | |



8.1.3 Mode Selection

The microSD Memory Card wakes up in the SD mode. It will enter SPI mode if the CS signal is asserted (negative) during the reception of the reset command (CMDo) and the card is in idle_state. If the card recognizes that the SD mode is required it will not respond to the command and remain in the SD mode. If SPI mode is required the card will switch to SPI and respond with the SPI mode R1 response.

The only way to return to the SD mode is by entering the power cycle. In SPI mode the microSD Memory Card protocol state machine is not observed. All the microSD Memory Card commands supported in SPI mode are always available.

During the initialization sequence, if the host gets Illegal Command indication for ACMD41 sent to the card, it may assume that the card is Multimedia Card. In that case it should restart the card as Multimedia Card using CMD0 and CMD1.

8.2 Card Registers

The microSD Memory Card has the following registers.

Table 24: microSD Memory Card registers

| Register name | Bit width | Description | Function |
|-------------------|-----------|---|--|
| CID | 128 | Card Identification information | This register contains the card identification information used during the Card Identification phase. |
| OCR | 32 | Operation Conditions Registers | This register describes the operating voltage range and contains the status bit in the power supply. |
| CSD | 128 | Card specific information | This register provides information on how to access the card content. Some fields of this register are writeable by PROGRAM_CSD (CMD27). |
| SCR | 64 | microSD Memory Card's Special features | This register provides information on special features. |
| RCA ¹⁷ | 16 | Relative Card Address | This register carries the card address is SD Card mode. |
| SSR | 512 | SD Status | information about the card proprietary features and vendor specific life time information |

Table 25: CID register

| Register name | Bit width | Description | Function |
|---------------|-----------|---------------------------|-------------|
| MID | 8 | Manufacture ID | ox5d |
| OID | 16 | OEM/Application ID | 0x5342 |
| PNM | 40 | Product Name | e.g."0064G" |
| PRV | 8 | Product Revision | oxgg |
| PSN | 32 | Product Serial Number | xxxxxxx |
| _ | 4 | Reserved | 0X0 |
| MDT | 12 | Manufacture Date | oxyym |
| CRC | 7 | Check sum of CID contents | chksum |
| _ | 1 | Not used; always=1 | 1 |



Table 26: OCR register

| OCR bit positon | VDD voltage windows | Typ. value | OCR bit position | VDD voltage window | Typ. value |
|-----------------|------------------------|------------|------------------|----------------------------|-------------|
| 0-3 | Reserved | 0 | 15 | 2.7-2.8 | 1 |
| 4 | 1.6-1.7 | 0 | 16 | 2.8-2.9 | 1 |
| 5 | 1.7-1.8 | 0 | 17 | 2.9-3.0 | 1 |
| 6 | 1.8-1.9 | 0 | 18 | 3.0-3.1 | 1 |
| 7 | 1.9-2.0 | 0 | 19 | 3.1-3.2 | 1 |
| 8 | 2.0-2.1 | 0 | 20 | 3.2-3.3 | 1 |
| 9 | 2.1-2.2 | 0 | 21 | 3.3-3.4 | 1 |
| 10 | 2.2-2.3 | 0 | 22 | 3.4-3.5 | 1 |
| 11 | 2.3-2.4 | 0 | 23 | 3.5-3.6 | 1 |
| 12 | 2.4-2.5 | 0 | 24 | Switching to 1.8V accepted | 1 |
| 13 | 2.5-2.6 | 0 | 25-29 | Reserved | |
| 14 | 2.6-2.7 | 0 | 30 | Card Capacity Status (CCS) | * 18 |
| | | | 31 | o=busy; 1=ready | *19 |

Table 27: CSD register

| register | | | | |
|--------------------|---------|-----------|-------------------------------------|---|
| Register name | Bits | Bit width | Description | Typ. value |
| CSD_STRUCTURE | 127:126 | 2 | CSD structure | 01 |
| - | 125:120 | 6 | Reserved | 00000 |
| TAAC | 119:112 | 8 | Data read access time 1 | 00001110 |
| NSAC | 111:104 | 8 | Data read access time 2 (CLK cycle) | 00000000 |
| TRAN_SPEED | 103:96 | 8 | Data transfer rate | 00110010 Default speed 00101011 SDR 104 or other values |
| CCC | 95:84 | 12 | Card command classes | 010110110101 |
| READ_BL_LEN | 83:80 | 4 | Read data block length | 1001 |
| READ_BL_PARTIAL | 79 | 1 | Partial blocks for read allowed | 0 |
| WRITE_BLK_MISALIGN | 78 | 1 | Write block misalignment | 0 |
| READ_BLK_MISALIGN | 77 | 1 | Read block misalignment | 0 |
| DSR_IMP | 76 | 1 | DSR implemented | 0 |
| - | 75:70 | 6 | Reserved | 000000 |
| C_SIZE | 69:48 | 22 | Device size | XXX ²⁰ |
| - | 47 | 1 | Reserved | 0 |
| ERASE_BLK_EN | 46 | 1 | Erase single block enable | 1 |

¹⁸ This bit is valid only when the card power up status bit is set ¹⁹ This bit is set to LOW if the card has not finished the power up routine ²⁰ Drive size and block sizes vary with card capacity



| | | 1 | | |
|--------------------|-------|---|----------------------------------|--------------------|
| SECTOR_SIZE | 45:39 | 7 | Erase sector size | 1111111 |
| WP_GRP_SIZE | 38:32 | 7 | Write protect group size | 0000000 |
| WP_GRP_ENABLE | 31 | 1 | Write protect group enable | 0 |
| _ | 30:29 | 2 | Reserved | 00 |
| R2W_FACTOR | 28:26 | 3 | Write speed factor | 010 |
| WRITE_BL_LEN | 25:22 | 4 | Write data block length | 1001 ²⁰ |
| WRITE_BL_PARTIAL | 21 | 1 | Partial blocks for write allowed | 0 |
| - | 20:16 | 5 | Reserved | 00000 |
| FILE_FORMAT_GRP | 15 | 1 | File format group | o W(1) |
| СОРҮ | 14 | 1 | Copy flag | o W(1) |
| PERM_WRITE_PROTECT | 13 | 1 | Permanent write protection | o W(1) |
| TMP_WRITE_PROTECT | 12 | 1 | Temporary write protection | o W |
| FILE_FORMAT | 11:10 | 2 | File format | 00 W(1) |
| _ | 9:8 | 2 | Reserved | oo W |
| CRC | 7:1 | 7 | Checksum of CSD contents | xxxxxxx |
| _ | 0 | 1 | Always=1 | 1 |

Memory capacity = (C_SIZE+1) * 512kByte

W value can be changed with CMD27 (PROGRAM_CSD)
W(1) value can be changed ONCE with CMD27 (PROGRAM_CSD)



Table 28: SCR register

| Field | Bits | Bit width | Typ. value | Remark |
|-----------------------|-------|-----------|------------|---------------------------|
| SCR_STRUCTURE | 63:60 | 4 | 0000 | SCR 1.0 |
| SD_SPEC | 59:56 | 4 | 0010 | SD 2.0 or higher |
| DATA_STAT_AFTER_ERASE | 55 | 1 | 0 | data are oxFF after erase |
| SD_SECURITY | 54:52 | 3 | 000 | No security |
| SD_BUS_WIDTHS | 51:48 | 4 | 0101 | 1 or 4 bit |
| SD_SPEC3 | 47 | 1 | 1 | yes |
| EX_SECURITY | 46:43 | 4 | 0000 | no extended security |
| SD_SPEC4 | 42:42 | 1 | 1 | yes |
| SD_SPECX | 41:38 | 4 | 2 | Version 6.xx |
| Reserved | 37:36 | 9 | 0 | |
| CMD_SUPPORT | 35:32 | 2 | 11 | CMD23 and CMD20 supported |
| Reserved | 31:0 | 32 | 0 | |

Table 29: RCA register

| Field | Bits | Bit width |
|-------|------|-----------------------------|
| RCA | 16 | 0x0000 / 59b4 ²¹ |



Table 30: SSR register

| Field | Bits | Bit width | Typ. value | Remark |
|----------------------------------|---------|-----------|-------------------|------------------|
| Data bus width | 511:510 | 2 | 0X2 ²² | 4 bit width |
| Secured mode | 509:509 | 1 | 0x0 | not secured |
| Reserved for security | 508:502 | 7 | 0X00 | - |
| Reserved | 501:496 | 6 | 0x00 | - |
| SD card type | 495:480 | 16 | 0x0000 | Regular SD |
| Size protected area | 479:448 | 32 | oxoxxxxxxx | |
| Speed class | 447:440 | 8 | 0X04 | Class 10 |
| Move performance | 439:432 | 8 | 0x00 | Sequential write |
| Allocation unit size | 431:428 | 4 | 0x9 | 4 MiB |
| Reserved | 427:424 | 4 | oxo | |
| Erase unit size | 423:408 | 16 | ox8 | 8 AU |
| Erase unit timeout | 407:402 | 6 | 0X04 | 4 seconds |
| Erase unit offset | 401:400 | 2 | 0X1 | 1 second |
| UHS mode Speed Grade | 399:396 | 4 | 0x1 / 0x3 | UHS Grade 1 / 3 |
| Allocation unit size in UHS mode | 395:392 | 4 | 0x9 | 4MB/s |
| Reserved | 391:312 | 80 | | |




9. Life Time Monitoring

The products support life time monitoring with a vendor specific SD command CMD56 with argument 0x53420001 (read transfer). CMD56 follows the SD protocol specification and returns 512 bytes of data. All multi-byte values are in big endian order (most significant byte first).

| Field | Bytes | Byte width | Remark |
|---|---------|------------|---|
| Unique ID | 0:7 | 8 | 53 77 69 73 73 62 69 74 «Swissbit» in ASCII |
| Reserved | 8:15 | 8 | All oxoo |
| SD CID Register | 16:31 | 16 | See chapter 8.2 |
| Firmware Revision | 32:47 | 16 | ASCII Null-Terminated |
| User Area Rated Cycles | 48:51 | 4 | |
| User Area Max. Cycle Count | 52:55 | 4 | |
| User Area Total Cycle Count | 56:59 | 4 | |
| User Area Average Cycle Count | 60:63 | 4 | |
| Reserved | 64:67 | 4 | All oxoo |
| System Area Max. Cycle Count | 68:71 | 4 | |
| System Area Total Cycle Count | 72:75 | 4 | |
| System Area Average Cycle Count | 76:79 | 4 | |
| Remaining Card Lifetime Percent (user area) | 80:80 | 1 | |
| Reserved | 81:85 | 5 | All oxoo |
| Current SD Card Speed Mode | 86:86 | 1 | oxoo: Default Speed oxo1: High Speed ox1o: SDR12 ox11: SDR25 ox12: SDR50 ox14: DDR50 ox18: SDR104 |
| Current SD Card Bus Width | 87:87 | 1 | oxoo: 1 bit width ox1o: 4 bit width |
| Runtime Bad Blocks User Area | 96:99 | 4 | |
| Runtime Bad Blocks System Area | 100:103 | 4 | |
| Refresh Count User Area | 104:107 | 4 | |
| Refresh Count System Area | 108:111 | 4 | |
| Host Interface CRC count | 112:115 | 4 | |
| Power Cycle Counter | 116:119 | 4 | |
| Reserved | 120:511 | 392 | |



10. Part Number Decoder



10.1 Manufacturer

| Swissbit code | S |
|---------------|---|
|---------------|---|

10.2 Memory Type

10.3 Product Type

| microSD Memory Card | SD |
|---------------------|----|
|---------------------|----|

10.4 Density

| 4 GBytes | 004G |
|------------|------|
| 8 GBytes | 008G |
| 16 GBytes | 016G |
| 32 GBytes | 032G |
| 64 GBytes | 064G |
| 128 GBytes | 128G |

10.5 Platform

| microSD Memory Card | N |
|---------------------|---|

10.6 Product Generation

10.7 Memory Organization

| x8 | Α |
|----|---|
|----|---|

10.8 Technology

| microSD Memory Card controller | S-5x Platform | М |
|--------------------------------|---------------|---|
|--------------------------------|---------------|---|

10.9 Channels

| 1 Flash channel | 1 |
|-----------------|---|
|-----------------|---|



10.10 Flash Code

| Toshiba / Kioxia Gen3 | T0 |
|-----------------------|----|
| Toshiba / Kioxia Gen5 | TB |

10.11 Temperature Option

| Extended Temp. Range: -25°C to 85°C | E |
|---|---|
| Industrial Temperature Range: -40 °C to 85 °C | - |

10.12 Die Classification

| 3D TLC MONO (single die package) | 5 |
|----------------------------------|---|
| 3D TLC MONO (single die package) | С |
| 3D TLC DDP (dual die package) | E |
| 3D TLC TDP (triple die package) | I |
| 3D TLC HDP (hexa die package) | W |
| 3D TLC TDP (triple die package) | Z |

10.13 Pin Mode

| Single nCE & R/nB | E |
|-------------------|---|
| Dual nCE & R/nB | F |
| Triple nCE & R/nB | K |

10.14 Drive configuration XYZ

X = Configuration

| Configuration | Х |
|---------------|---|
| UHS-I | 2 |

Y = Firmware Revision

| FW Revision | Υ |
|-------------|---|
| Firmware 1 | 1 |
| Firmware 2 | 2 |
| Firmware 3 | 3 |

Z = Feature

| Feature | Z |
|----------------|---|
| Increased pSLC | Q |
| pSLC | Р |

10.15 Option

| Swissbit / Standard | STD |
|---------------------|-----|
|---------------------|-----|



11. Marking Specification

11.1 Top View

Figure 3: S-56u top view



11.2 Back side marking

Figure 4: S-56u label details



Part number

Manufacturing date Lot code



12. Revision History

Table 31: Document Revision History

| Date | Revision | Description | Revision Details |
|-------------|----------|---|--------------------|
| 17-AUG-2020 | 1.00 | Initial release | Doc. req. no. 3970 |
| 26-AUG-2020 | 1.01 | Fixed typo performance unit and updated endurance values | Doc. req. no. 3977 |
| 28-AUG-2020 | 1.02 | Adjusted performance values | Doc. req. no. 3982 |
| 22-JUL-2021 | 1.03 | Updated order information with new variants and firmware related characteristic data (endurance). | Doc. req. no. 4744 |
| 12-AUG-2021 | 1.04 | Completed endurance values for the 4GB variant. | Doc. req. no. 4776 |
| 25-MAR-2022 | 1.05 | Updated MTBF value, regulatory compliance and footer (doc. classification). | Doc. req. no. 5322 |
| 05-APR-2022 | 1.06 | Updated PN decoder section. | Doc. req. no. 5349 |
| 15-JUN-2022 | 1.07 | Added Life Time Monitoring chapter, adjusted vibration and storage condition | Doc. req. no. 5485 |
| 13-JUL-2022 | 1.08 | Corrected cross reference error. | Doc. req. no. 5567 |
| 19-0CT-2022 | 1.09 | Adjusted Life Time Monitoring data | Doc. req. no. 5784 |
| 08-MAY-2023 | 1.10 | BICS5 products were added to the sheet | Doc. req. no. 6292 |
| 22-MAY-2024 | 1.11 | Reliability Table has been updated | Doc. req. no. 7110 |
| 17-JUL-2024 | 1.12 | foot note 12 on page 10 removed and Part Number Decoder adjusted | Doc. req. no. 7273 |
| 16-AUG-2024 | 1.13 | Decoder has been updated, Bics3 FW3 and Bics5 FW2 Products have been added | (P000000817) |
| 19-SEP-2024 | 1.14 | Endurance and Performance Tables have been updated | |



Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of Swissbit AG ("SWISSBIT"). The information in this document is subject to change without notice. SWISSBIT assumes no responsibility for any errors or omissions that may appear in this document and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SWISSBIT does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SWISSBIT.

ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

© 2024 SWISSBIT AG All rights reserved.