Power MOSFET 60 V, 46 A, 16 mΩ, Single N–Channel

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC–Q101 Qualified
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)}	I _D
60 V	16 mΩ @ 10 V	46 A
00 V	19 mΩ @ 4.5 V	40 A

D

WAXIMUM RATINGS ($I_J = 25^{\circ}$ C unless otherwise hoted)							
Parameter			Symbol	Value	Unit		
Drain-to-Source Voltage			V _{DSS}	60	V		
Gate-to-Source Voltage			V _{GS}	±20	V		
Continuous Drain Cur-		$T_C = 25^{\circ}C$	Ι _D	46	А		
rent $R_{\theta JC}$ (Notes 1 & 3)	Steady	$T_C = 100^{\circ}C$		33			
Power Dissipation $R_{\theta JC}$	State	T _C = 25°C	PD	71	W		
(Note 1)		$T_C = 100^{\circ}C$		36			
Continuous Drain Cur-		$T_A = 25^{\circ}C$	Ι _D	10	А		
rent R _{θJA} (Notes 1, 2 & 3)	Steady State	$T_A = 100^{\circ}C$		7.0			
Power Dissipation $R_{\theta JA}$		$T_A = 25^{\circ}C$	PD	3.1	W		
(Notes 1 & 2)		$T_A = 100^{\circ}C$		1.5			
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I _{DM}	203	А		
Current Limited by Package (Note 3)	T _A = 25°C		I _{Dmaxpkg}	60	A		
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C		
Source Current (Body Diode)			۱ _S	46	А		
Single Pulse Drain–to–Source Avalanche Energy (L = 0.1 mH)			E _{AS}	36	mJ		
			I _{AS}	27	А		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)					ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{\theta JC}$	2.1	°C/W
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	49	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.

3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



A = Assembly Location* Y = Year WW = Work Week V5865L = Device Code G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.


MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Мах	Unit
OFF CHARACTERISTICS	·				-		-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 μ A		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				55		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 60 V	T _J = 25°C T _J = 125°C			1.0 100	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	·			±100	nA
ON CHARACTERISTICS (Note 4)		20 00					
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D :	= 250 μA	1.0		2.0	V
Negative Threshold Temperature Co- efficient	V _{GS(TH)} /T _J				5.6		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V_{GS} = 10 V, I _C) = 19 A		13	16	mΩ
Drain-to-Source on Resistance	R _{DS(on)}	V _{GS} = 4.5 V, I _E	₀ = 19 A		16	19	mΩ
Forward Transconductance	gFS	V _{DS} = 15 V, I _D) = 19 A		15		S
CHARGES, CAPACITANCES AND GA	TE RESISTANCE	S			-		-
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 25 V			1400		pF
Output Capacitance	C _{oss}				137		1
Reverse Transfer Capacitance	C _{rss}				95		1
Total Gate Charge	Q _{G(TOT)}				29		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V},$ $I_D = 38 \text{ A}$ $V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V},$ $I_D = 38 \text{ A}$			1.1		1
Gate-to-Source Charge	Q _{GS}				4		1
Gate-to-Drain Charge	Q _{GD}				8		1
Total Gate Charge	Q _{G(TOT)}				15		nC
Gate Resistance	R _G				1.3		Ω
SWITCHING CHARACTERISTICS (Not	e 5)						-
Turn–On Delay Time	t _{d(on)}				8.4		ns
Rise Time	t _r	V _{GS} = 10 V, V _D	_D = 48 V,		12.4]
Turn-Off Delay Time	t _{d(off)}	$I_{\rm D} = 38 \rm A, R_{\rm G}$	= 2.5 Ω		26]
Fall Time	t _f				4.4		
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	V _{SD}	$V_{SD} \qquad V_{GS} = 0 V, \\ I_{S} = 38 A \qquad T_{J} = 25^{\circ}C \\ T_{J} = 125^{\circ}C$	$T_J = 25^{\circ}C$		0.95	1.2	V
				0.85			
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dls/dt = 100 A/µs, I _S = 38 A			20		ns
Charge Time	ta				13]
Discharge Time	tb				7		
Reverse Recovery Charge	Q _{RR}				13		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. 5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 12. Thermal Response

ORDERING INFORMATION


Order Number	Package	Shipping [†]
NVD5865NLT4G	DPAK (Pb–Free)	2500 / Tape & Reel
SVD5865NLT4G	DPAK (Pb–Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA

ISSUE B



 $\begin{array}{c|c} 0.244 \\ \hline 2.58 \\ \hline 0.102 \\ \hline \\ \hline \\ 5.80 \\ \hline \\ 0.228 \\ \hline \\ \hline \\ 0.063 \\ \hline \\ 0.063 \\ \hline \\ 0.243 \\ \hline \\ \hline \\ 0.243 \\ \hline \\ \hline \\ \\ SCALE 3:1 \\ (\frac{mm}{inches})$

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090 BSC		2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74 REF		
L2	0.020	0.020 BSC		BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Ζ	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and the support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconducts harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use for the subject to

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Decer: 421-23-200-2010

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative