

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state

Description:

74HC595 is a high-speed silicon gate CMOS device with pins compatible with low-power Schottky TTL circuits (LSTTL). It complies with JEDEC standard No.7A. It consists of eight serial shift registers with storage registers and three state outputs. The shift register and storage register have separate clocks. Data in shift clock SH When the rising edge of CP arrives, shift transmission is performed, while the storage clock ST_

When the rising edge of CP arrives, it is transferred from the shift register to the storage register. If two clocks are connected together, the data on the shift register is always one clock pulse ahead of the storage register. The shift register has a serial input (DS) and a cascaded serial output (Q7 '), as well as an asynchronous reset (effective at low levels).

The storage register has an eight bit parallel bus driver output with a three state output. When the output enable end (OE) is at low level, the output end is normal output. Conversely, when OE is at high level, the output is in high resistance off state.

Features:

-Eight bit serial input

- -Eight bit serial or parallel output
- -Shift output frequency ESD protection

function at 100MHz (typical value)

-A storage register with a three state output and a shift register with direct zeroing

Application:

- -serial parallel conversion
- -Remote control memory retention


device

Absolute Maximum Ratings

parameter	symbol	Test conditions	min	max	unit
supply voltage	Vcc		-0.5	7	V
Input diode current	IIK	VI<-0.5V or VI>Vcc+0.5V	_	±20	mA
Output diode current	1оК	Vo<-0.5V or Vo>Vcc+0.5V	-	±20	mA
Output pouring		-0.5V <vo<vcc+0.5v< td=""><td>_</td><td></td><td></td></vo<vcc+0.5v<>	_		
current or pulling	10	Q'standard output	_	±25	mA
current		QO~Q7 bus drive output	_	±35	mA
Vcc, GND current	Icc, IGND		_	±70	mA
storage temperature	Tstg		-65	150	$^{\circ}$
consumption	Ptot	Tamb=-40 to 125℃	_	500	mW



Pin Assignment:



DIP/SOP16

pin no.	symbol	function description
1	Q1	Parallel output terminal
2	Q2	Parallel output terminal
3	Q3	Parallel output terminal
4	Q4	Parallel output terminal
5	Q5	Parallel output terminal
6	Q6	Parallel output terminal
7	Q7	Parallel output terminal
8	GND	grounding(OV)
9	Q7'	Serial output terminal
10	MR	Main reset (effective at low level)
11	SH_CP	Shift register clock input
12	ST_CP	Memory register clock input terminal
13	ŌĒ	Output enabling terminal(effective at low level)
14	DS	Serial input terminal
15	Q0	Parallel output terminal
16	Vcc	power supply



menubar

	input					tput	
SH_CP	ST_CP	ŌĒ	MR	DS	Q7'	Qn	function
×	×	L	L	×	L	n. c	MR only resets the shift register when the power level is low
×	1	L	L	×	L	L	Shift register transfers null values to storage registers
×	×	Н	L	×	L	Z	Clear the shift register to zero; Parallel output in
†	×	L	Н	Н	Q6'	n. c	The logic high level is transmitted from the input to the shift register of segment 0; The data of all shift registers is sequentially transmitted under the action of the shift clock
×	1	L	Н	×	n. C,	Qn'	All shift register data is transmitted to the corresponding storage registers under the action of the storage clock
†	t	L	Н	×	Q6'	Qn'	The shift register is sequentially passed back; Simultaneously shifting the register to transfer the previous state to the corresponding storage register and output

Note: H=high level L=low level Z=high resistance closed state X=irrelevant quantity

falling edge n.c.=no change

rising edge

function diagram




Figure 3 Functional Diagram



logic diagram




Figure 4 Logic Diagram

Timing Diagram




Figure 5 Timing Chart



parameter	symbol	Test conditi		min	typ	max	unit
		condition	Vcc (V)	1. 5	1. 2	_	V
High Level Input Voltage	VIH		4. 5	3. 15	2. 4	_	V
might Level input voltage	V 111		6	4. 2	3. 2	_	V
			2	_	0.8	0. 5	V
low level input	VIL		4. 5	_	2. 1	1. 35	V
voltage			6	-	2.8	1.8	V
		VI=VIH or VIL					
		All outputs	2	1.9	2	-	V
			4. 5	4. 4	4. 5	_	V
		1o=-20uA	6	5. 9	6	-	V
high level output voltage	VOH	Q7'Standard output terminal lo=-4.0mA	4. 5	3. 84	4. 32	_	V
		1o=-5.2mA	6	5. 34	5.81	_	V
		Qn bus drive output lo=-6.0mA lo=-7.8mA	4. 5 6	3. 84 5. 34	4. 32 5. 81	_	V V
		VI=VIH or VIL					
		All outputs lo=-20uA	2 4. 5 6	- - -	0 0 0	0. 1 0. 1 0. 1	V
Low Level Output Voltage	VOL	output terminal lo=-4.0mA lo=-5.2mA	4. 5 6	_ _	0. 15 0. 16	0. 33 0. 33	V
		output					
		1o=-6.0mA	4. 5	_	0. 16	0.33	
		1o=-7.8mA	6	_	0. 16	0. 33	V
Input peak current	IL	VI=Vcc or GND	6	_	_	±1	uA
Three state output high resistance current	loz	VI=VIH or VIL Vo=Vcc or GND	6	_	_	±5	uA
Static power supply current	Icc	VI=Vcc or GND lo=0	6	_	_	80	uA



ambient temperature:-40 ~+125

parameter	rameter symbol Test conditions		tions	min	tun	mov	unit	
par ame ter	Symbol	condition	Vcc(V)	111111	typ	max	unit	
			2	1. 5	-	-	V	
High Level Input Voltage	VIH		4. 5	3. 15	-	-	V	
			6	4.2	-	-	V	
			2	-	-	0.5	V	
low level input voltage	VIL		4. 5	-	-	1.35	V	
			6	-	-	1.8	V	
		VI=VIH or VIL						
		ALL outputs	2	1.9	-	-	V	
		lo=-20uA	4. 5	4.4	-	-	V	
		1020uA	6	5. 9	-	-	V	
high level output voltage	VOH	Q7'Standard output terminal lo=-4.0mA lo=-5.2mA	4. 5	3. 7 5. 2	-	-	V V	
		Qn bus drive output lo=-6.0mA lo=-7.8mA	4.5	3. 7 5. 2	-	-	V V	
		VI=VIH or VIL						
	VOL	ALL outputs lo=-20uA	4. 5	-	-	0.1	V	
Low Level Output Voltage		Q7'Standard output terminal 10=-4.0mA	4.5	-	-	0.4	V	
		Qn bus drive output lo=-6.0mA	4. 5	-	-	0.4	V	
Input peak current	ILI	VI=Vcc or GND	5. 5	-	-	±1	uA	
Three state output high resistance current	Ioz	VI=VIH or VIL Vo=Vcc or GND	5. 5	-	-	±10	uA	
Static power supply current	Icc	VI=Vcc or GND lo=0	5. 5	-	-	160	uA	



AC parameters (GND=0V; tr-tf-6ns; CL=50Pf)

ambient temperature: 25

normatar-	armh - 1	Test condit	ions	m:-	+	mar	
parameter	symbol	wave form	Vcc(V)	min	typ	max	unit
T 1.1 4:			2	-	52	160	ns
Transmission delay time from SH CP to Q7'		See Figure 6	4. 5	_	19	32	ns
Troll Sn_CP to Q1	ADIII /ADI II		6	_	15	27	ns
	tPHL/tPLH		2	-	55	175	ns
ST_CP to Qn transmission		See Figure 7	4.5	_	20	35	ns
delay time			6	_	16	30	ns
			2	-	47	175	ns
Transmission delay time	tPHL	See Figure 9	4. 5	_	17	35	ns
from MR to Q7'			6	_	14	30	ns
OE causes Qn terminal to			2	_	47	30	ns
transition from high	. Day (. Day		4. 5	_	17	150	ns
resistance state to enable output time	tPZH/tPZL	See Figure 10	6	-	14	30	ns
00 11 11 0			2	_	41	26	ns
OE enables the Qn			4. 5	_	15	150	ns
terminal to output from enable to high resistance state time	tPHZ/tPLZ	See Figure 10	6	_	12	30	ns
			2	75	17	26	ns
Shift clock pulse width (high or low level)		See Figure 6	4. 5	15	6	-	ns
(High of low level)			6	13	5	-	ns
Store clock pulse width		See Figure 7 See Figure 9	2	75	11	-	ns
	tW		4.5	15	4	_	ns
(high or low level)			6	13	3	_	ns
W. : 1: 1/1			2	75	17	-	ns
Main reset pulse width (low level)			4. 5	15	6	-	ns
(low level)			6	13	5	-	ns
D			2	50	11	-	ns
Establishment time from		See Figure 8	4. 5	10	4	-	ns
DS to SH_CP			6	9	3	-	ns
D + 11: 1	tsu		2	75	22	-	ns
Establishment time from		See Figure 7	4. 5	15	8	-	ns
SH_CP to ST_CP			6	13	7	-	ns
DQ QW ==			2	3	-6	-	ns
DS to SH_CP retention	th	See Figure 8	4.5	3	-2		ns
time			6	3	-2	-	ns
			2	50	-19	-	ns
MR enables SH CP reset	trem	See Figure 9	4. 5	10	-7		ns
time			6	9	-6	-	ns
			2	9	30	_	MHZ
Minimum clock pulse	fmax	See Figure 6,7	4.5	30	91	_	MHZ
width of SH_CP or ST_CP			6	35	108	_	MHZ



ambient temperature: -40 ~85

paramatar	symbol	Test conditions		min	typ	max	unit
parameter	Symbol	wave form	Vcc(V)	1111111	сур	IIIax	unit
Transmission delay time			2	-	-	200	ns
from SH_CP to Q7'		See Figure 6	4. 5	-	-	40	ns
110111 511_61 00 41	tPHL/tPLH		6	-	-	34	ns
ST CD to On thonomission	ti iiL/ ti Lii		2	-	_	220	ns
ST_ CP to Qn transmission delay time		See Figure 7	4.5	-	_	44	ns
deray trine			6	-	-	37	ns
Turnamianian dalam tima			2	-	-	220	ns
Transmission delay time from MR to Q7'	tPHL	See Figure 9	4.5	-	_	44	ns
TIOM MIX to Q.			6	-	-	37	ns
OE causes Qn terminal to			2	-	_	190	ns
transition from high	tPZH/tPZL	See Figure 10	4. 5	-	_	38	ns
resistance state to enable			6	_	-	33	ns
OE enables the Qn			2	-	-	190	ns
terminal to output from	tPHZ/tPLZ	See Figure 10	4. 5	-	-	38	ns
enable to high resistance		_	6	-	_	33	ns
	tW	See Figure 6	2	95	_	-	ns
Shift clock pulse width			4. 5	19	-	-	ns
(high or low level)			6	16	_	_	ns
			2	95	_	_	ns
Store clock pulse width		See Figure 7	4. 5	19	-	-	ns
(high or low level)			6	16	-	-	ns
		See Figure 9	2	95	_	-	ns
Main reset pulse width			4. 5	19	-	-	ns
(low level)			6	16	-	-	ns
			2	65	_	-	ns
Establishment time from		See Figure 8	4. 5	13	-	-	ns
DS to SH_ CP			6	11	_	-	ns
	tsu		2	95	-	-	ns
Establishment time from		See Figure 7	4. 5	19	-	-	ns
SH_ CP to ST_ CP			6	16	-	-	ns
			2	3	_	-	ns
DS to SH_ CP retention	th	See Figure 8	4. 5	3	_	-	ns
time			6	3	_	_	ns
			2	65	_	_	ns
MR enables SH_ CP reset	trem	See Figure 9	4. 5	13	_	_	ns
time	ır.em	Joe Figure 3	6	11	_	_	ns
			2	4.8	_	_	MHZ
Minimum clock pulse	fmax	See Figure 6,7	4. 5	24	_	_	MHZ
width of SH_ CP or ST_ CP	Tillax	see Figure 0, 1	6	28	_	_	MHZ



ambient temperature: -40 ~125

	1 1	Test conditions			two		
parameter	symbol	wave form	Vcc(V)	min	typ	max	unit
Transmission delay time			2	-	-	240	ns
Transmission delay time from SH_ CP to Q7'		See Figure 6	4.5	-	-	48	ns
	tPHL/tPLH		6	-	-	41	ns
ST CD to On thonomission	CENT/ CETU		2	-	-	265	ns
ST_ CP to Qn transmission delay time		See Figure 7	45	-	-	53	ns
delay time			6	-	-	45	ns
Transmission delay time			2	-	-	265	ns
Transmission delay time from MR to Q7'	tPHL	See Figure 9	4.5	-	-	53	ns
TIOM MIX CO Q1			6	-	-	45	ns
OE causes Qn terminal to			2	-	-	225	ns
transition from high	tPZH/tPZL	See Figure 10	4.5	-	-	45	ns
resistance state to enable			6	-	-	35	ns
OE enables the Qn			2	_	-	225	ns
terminal to output from	tPHZ/tPLZ	See Figure 10	4.5	-	-	45	ns
enable to high resistance			6	-	-	35	ns
Shift clock pulse width	tW	See Figure 6 See Figure 7 See Figure 9	2	110	-	-	ns
-			4.5	22	-	-	ns
(high or low level)			6	19	-	-	ns
Store clock pulse width			2	110	-	-	ns
•			4.5	22	-	-	ns
(high or low level)			6	19	-	-	ns
Main reset pulse width			2	110	-	-	ns
			4.5	22	-	-	ns
(low level)			6	19	-	-	ns
D + 11: 1			2	75	-	-	ns
Establishment time from DS to SH_ CP		See Figure 8	4. 5	15	-	-	ns
DS to Sn_ CF	t ~		6	13	-	-	ns
Establishment time for	tsu		2	110	-	-	ns
Establishment time from SH_ CP to ST_ CP		See Figure 7	4.5	22	-	-	ns
311_ CI (U 31_ CF			6	19	-	-	ns
DC 4- CII CD			2	3	-	-	ns
DS to SH_ CP retention time	th	See Figure 8	4. 5	3	-	-	ns
time			6	3	-	-	ns
WD - 1.1 - CV - CD			2	75	-	-	ns
MR enables SH_ CP reset time	trem	See Figure 9	4. 5	15	-	-	ns
time			6	13	-	-	ns
			2	4	-	-	MHZ
Minimum clock pulse	fmax	See Figure 6,7	4. 5	20	-	-	MHZ
width of SH_ CP or ST _ CP			6	24	_	-	MHZ



AC waveform




Figure 6: The above figure shows the transmission delay time, shift clock pulse width, and maximum shift clock frequency




Figure 7: The above figure shows the transmission delay time from storage clock (ST_CP) to output (Qn), storage clock pulse width, and establishment time from shift clock to storage clock




Figure 8: The above figure shows the establishment and retention time of DS input Note: The shaded portion indicates that the input signal has no effect on the output at this time






Figure 9: The above figure shows the pulse width of the main reset (MR), the transmission delay time from the main reset to the output (Q7 '), and the reset time from the main reset to the shift clock (SH_CP)





Figure 10: The above figure shows the variation time of the three state output with the output enable end




Pin Assignment:

DIP16









Dimensions 3	Dimensions In Millimeters										
Symbol:	Min:	Max:	Symbol:	Min:	Max:						
A	6. 100	6. 680	L	0. 500	0.800						
В	18. 940	19. 560	a	1. 524	1 TYP						
D	8. 200	9. 200	b	0.889	TYP						
D1	7. 42	7. 820	С	0. 457	7 TYP						
Е	3. 100	3. 550	d	2. 540) TYP						
L	0. 500	0.800									

S0P16





Dimensions In Millimeters									
Symbol:	Min:	Max:	Symbol:	Min:	Max:				
A	1. 225	1. 570	D	0.400	0.950				
A1	0.100	0. 250	Q	0°	8°				
В	9.800	10.00	a	0. 420 TYP					
С	5.800	6. 250	b	1.270 TYP					
C1	3.800	4. 000							