Data Sheet: Technical Data

### MWCT2xx3A

# Supports MWCT2013AVLH, MWCT20C3AVLH, MWCT22C3AVLH and MWCT22C3AVLL

#### **MWCT2XX3ADS**

The series of MWCT22C3A/MWCT20C3A/MWCT2013A is an AEC-Q100 qualified wireless power transmitter controller that integrates all required functions for Wireless Power Consortium (WPC) "Qi" compliant wireless power transmitter design. It is an intelligent device which utilizes periodical analog PING to detect if a mobile device is placed on charge pad while remaining super low standby power. Once the mobile device is detected, the controller controls the power transfer according to message packets sent by the mobile device.

To maximize the design freedom and product differentiation, this family supports both WPC's baseline power profile and extended power profile in automotive/industrial/consumer power transmitter designs using the fixed operation frequency control methods such as rail voltage control, phase shift control or duty cycle control etc. In addition, the easy-to-use NXP's FreeMASTER GUI tool has configuration, calibration and debugging functions to provide the user-friendly design experience and reduce time-to-market.

This family supports up to 2 digital demodulation modules to reduce the external components, up to 2 FSK modulation modules to support two-way communication, protection module performs the over- voltage/current/temperature protection, FOD module provides the protection of overheating by misplaced metallic foreign objects on each charging pad, and general CAN/IIC/SCI/SPI interfaces for external communications. It is also able to process any abnormal condition and operational status and provides comprehensive indicator outputs for robust system design.

#### **Features**

- Compliant with the latest version WPC Qi power class 0 specification's power transmitter design.
- Support both EPP and BPP as well as customer proprietary protocol to enable the fast charge and authentication
- Support wide transmitter DC input voltage range of 5V to 48V.
- · Integrated digital demodulation.
- Support two-way communication, transmitter to receiver by FSK and receiver to transmitter by ASK.
- Support Q factor detection and calibrated power loss based Foreign Object Detection (FOD) framework.
- Low standby power.
- Supports operation frequency dithering technology to minimize the peak emissions at specific frequencies.

- CAN/IIC/SCI/SPI interfaces.
- LED for system status indication.
- Over-voltage/current/temperature protection.
- Software based solution to provide the design freedom as well as product upgrade without hardware changes.
- AEC-Q100 Qualified and PPAP Capable

#### **Applications**

- Wireless Power Transmitters:
  - Automotive and Industrial and Consumer
  - · Single coil or multi-coil
  - Single Transmitter or Multi Transmitters controlled by the same device
  - WPC Baseline and Extended Power Profile compliant (BPP and EPP).
  - Customer proprietary protocol






Figure 1. Wireless Charging Single Transmitter Functional block diagram




Figure 2. Wireless Charging Dual-Transmitter System Function Diagram

# **Table of Contents**

1	Ove	erview5
	1.1	Product Features6
	1.2	56800EX 32-bit Digital Signal Controller (DSC) core 7
	1.3	On-Chip Memory and Memory Protection8
	1.4	Interrupt Controller8
	1.5	Operation Parameters9
	1.6	Peripheral highlights9
	1.7	Block diagrams16
2	Pin	and Signal Connection Descriptions19
	2.1	Signal groups19
	2.2	Signal and pin descriptions19
3	Pind	out36
	3.1	Signal Multiplexing and Pin Assignments36
	3.2	Pinout diagrams39
4	Ord	ering parts41
	4.1	Determining valid orderable parts41
	4.2	Part number list42
5	Terr	minology and guidelines42
	5.1	Definition: Operating requirement42
	5.2	Definition: Operating behavior42
	5.3	Definition: Attribute
	5.4	Definition: Rating
	5.5	Result of exceeding a rating44
	5.6	Relationship between ratings and operating
		requirements44
	5.7	Guidelines for ratings and operating requirements45
	5.8	Definition: Typical value45

	5.9	Typical value conditions	.46
6	Rati	ngs	46
	6.1	Thermal handling ratings	46
	6.2	Moisture handling ratings	.47
	6.3	ESD handling ratings	47
	6.4	Voltage and current operating ratings	.47
7	Ger	neral	49
	7.1	General characteristics	49
	7.2	AC electrical characteristics	.50
	7.3	Nonswitching electrical specifications	.51
	7.4	Switching specifications	57
	7.5	Thermal specifications	58
8	Peri	pheral operating requirements and behaviors	59
	8.1	Core modules	59
	8.2	System modules	61
	8.3	Clock modules	61
	8.4	Memories and memory interfaces	63
	8.5	Analog	.65
	8.6	PWMs and timers	71
	8.7	Communication interfaces	72
9	Des	ign Considerations	78
	9.1	Thermal design considerations	78
	9.2	Electrical design considerations	80
	9.3	Power-on Reset design considerations	81
10	Obt	aining package dimensions	82
11	Rev	ision history	83

#### 1 Overview

The family of MWCT2xx3A controller is based on the 32-bit 56800EX core. On a single chip, each device combines the processing power of a DSP and the functionality of an MCU, with a flexible set of peripherals and Qi compliant software library to support various wireless power applications. The system-on-chip device includes the following hardware features,

- DSC based on 32-bit 56800EX core
  - Up to 100 MIPS at 100 MHz core frequency
  - DSP and MCU functionality in a unified, C-efficient architecture
- On-chip memory
  - 2×128 KB dual partition flash memory with ECC protection and partition swap function
  - 64 KB data/program RAM
  - Both on-chip flash memory and RAM can be mapped into both program and data memory spaces
  - 32 KB boot ROM supports boot from SCI, I2C and CAN
- Analog
  - Two high-speed, 8-ch external and 2-ch internal, 12- bit ADCs with dynamic x1, x2, and x4 programmable amplifier
  - Four analog comparators with integrated 8-bit DAC references
  - Up to two 12-bit digital-to-analog converters (DAC)
- Communication interfaces
  - Up to three high-speed queued SCI (QSCI) modules with LIN slave functionality
  - Up to two queued SPI (QSPI) modules
  - Two I2C/SMBus ports
  - One FlexCAN module, with Flexible Data-rate (CAN-FD) supported
  - One USB2.0 controller with integrated PHY
- PWM and Timers
  - Two high resolution eFlexPWM modules with up to 2x8 PWM outputs, including 2x8 channels with 312ps resolution NanoEdge placement
  - Two 16-bit quad timers (2 x 4 16-bit timers)
  - Two Periodic Interval Timers (PITs)
- Security and integrity
  - Cyclic Redundancy Check (CRC) generator
  - Windowed Computer operating properly (COP) watchdog
  - External Watchdog Monitor (EWM)

- Clocks
  - On-chip relaxation oscillators: 200 kHz, and 48 MHz IRC
  - Crystal / resonator oscillator
- System
  - Integrated power-on reset (POR) and low-voltage interrupt (LVI) and brownout reset module
  - Inter-Module Crossbar and Event Generator
  - JTAG/enhanced on-chip emulation (EOnCE) for unobtrusive, real-time debugging

#### 1.1 Product Features

The following table lists major features, including features that differ among members of the family. Features not listed are shared by all members of the family.

Table 1. MWCT2xx3A Family

Feature	MWCT							
Ī	22C3AVLL	22C3AVLH	20C3AVLH	2013AVLH				
Core frequency (MHz)		1	00					
Flash memory with ECC (KB)		2	56					
RAM (KB)		6	64					
ROM (KB)		3	32					
Flash block Swap		Y	es					
Inter-module Xbar		Y	es					
Event Generator			4					
Windowed Watchdog			1					
External Watchdog Monitor			1					
eDMA		4-	Ch					
Internal OSC		200 kHz	/ 48 MHz					
External Crystal Oscillator		Yes (4 MH:	z ~ 16 MHz)					
Comparator	4							
12bit Cyclic ADC channels (External + Internal)	2 x (8+2)							
NanoEdge PWM: high-resolution	2 x 8		1 x 8 + 1 x 6 <sup>1</sup>					
Timers	2 x 4							
Periodic Interval Timers	2							
12bit DAC								
CAN-FD			1					
I2C/SMBus			2					

Fe	ature	MWCT						
		22C3AVLL	22C3AVLH	20C3AVLH	2013AVLH			
C	SCI	3	2					
C	SPI	2	1					
USB 2	.0 FS/LS	1	_					
G	iPIO	82	54					
Operating	Temperature	105℃						
LQFP pack	age pin count	100 LQFP	64LQFP					
AEC	CQ100	Yes						
Application	No. of Transmitter	15W Multi-device Transmitters 15W Single-			vice Transmitter			
	Clean EMC		No					

Table 1. MWCT2xx3A Family (continued)

## 1.2 56800EX 32-bit Digital Signal Controller (DSC) core

- Efficient 32-bit 56800EX Digital Signal Processor (DSP) engine with modified dual Harvard architecture:
  - Three internal address buses
  - Four internal data buses: two 32-bit primary buses, one 16-bit secondary data bus, and one 16-bit instruction bus
  - 32-bit data accesses
  - Supports concurrent instruction fetches in the same cycle, and dual data accesses in the same cycle
  - 20 addressing modes
- 162 basic instructions
- Instruction set supports both fractional arithmetic and integer arithmetic
- 32-bit internal primary data buses support 8-bit, 16-bit, and 32-bit data movement, plus addition, subtraction, and logical operations
- Single-cycle  $16 \times 16$ -bit -> 32-bit and  $32 \times 32$ -bit -> 64-bit multiplier-accumulator (MAC) with dual parallel moves
- 32-bit arithmetic and logic multi-bit shifter
- Four 36-bit accumulators, including extension bits
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Bit reverse address mode, which effectively supports DSP and Fast Fourier Transform algorithms

<sup>1.</sup> The outputs of PWMB are available through XBAR. PWMA\_3A/PWMB\_3B coupled with XB\_OUT10/XB\_OUT11.

- Full shadowing of the register stack for zero-overhead context saves and restores: nine shadow registers correspond to nine address registers (R0, R1, R2, R3, R4, R5, N, N3, M01)
- Instruction set supports both DSP and controller functions
- Controller-style addressing modes and instructions enable compact code
- Enhanced bit manipulation instruction set
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack, with the stack's depth limited only by memory
- Priority level setting for interrupt levels
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, real-time debugging that is independent of processor speed

## 1.3 On-Chip Memory and Memory Protection

- Dual Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Internal flash memory with security and protection to prevent unauthorized access
- Memory resource protection (MRP) unit to protect supervisor programs and resources from user programs
- Programming code can reside in flash memory during flash programming
- The dual-port RAM controller supports concurrent instruction fetches and data accesses, or dual data accesses by the core.
  - Concurrent accesses provide increased performance.
  - The data and instruction arrive at the core in the same cycle, reducing latency.
- On-chip memory
  - 256 KB program/data flash memory.
  - 64KB dual port data/program RAM.
  - 32KB boot ROM supports boot from SCI, I2C and CAN.

# 1.4 Interrupt Controller

- Five interrupt priority levels
  - Three user-programmable priority levels for each interrupt source: level 0, level 1, level 2
  - Unmaskable level 3 interrupts include illegal instruction, hardware stack overflow, misaligned data access, SWI3 instruction
  - Interrupt level 3 is highest priority and non-maskable. Its sources include:

- Illegal instructions
- Hardware stack overflow
- SWI instruction
- EOnce interrupts
- Misaligned data accesses
- Lowest-priority software interrupt: level LP
- Support for nested interrupts, so that a higher priority level interrupt request can interrupt lower priority interrupt subroutine
- Masking of interrupt priority level is managed by the 56800EX core
- Two programmable fast interrupts that can be assigned to any interrupt source
- Notification to System Integration Module (SIM) to restart clock when in wait and stop states
- Ability to relocate interrupt vector table

### 1.5 Operation Parameters

#### **NOTE**

Load bandgap and clock trims manually, if not using the software-generated startup code.

- Up to 100 MHz operation mode.
- Operation ambient temperature:

-40 °C to 105°C

- Single 3.3 V power supply
- Supply range:  $V_{DD}$   $V_{SS}$  = 2.7 V to 3.6 V,  $V_{DDA}$   $V_{SSA}$  = 2.7 V to 3.6 V

### 1.6 Peripheral highlights

#### 1.6.1 Enhanced Flex Pulse Width Modulator (eFlexPWM)

- 16 bits of resolution for center, edge-aligned, and asymmetrical PWMs
- PWMA with NanoEdge high resolution
  - Fractional delay for enhanced resolution of the PWM period and edge placement
  - Arbitrary PWM edge placement
  - 312 ps PWM frequency and duty-cycle resolution when NanoEdge functionality is enabled.

#### Peripheral highlights

- PWM outputs can be configured as complementary output pairs or independent outputs
- Dedicated time-base counter with period and frequency control per submodule
- Independent top and bottom deadtime insertion for each complementary pair
- Independent control of both edges of each PWM output
- Enhanced input capture and output compare functionality on each input:
  - Channels not used for PWM generation can be used for buffered output compare functions.
  - Channels not used for PWM generation can be used for input capture functions.
  - Enhanced dual edge capture functionality
- Synchronization of submodule to external hardware (or other PWM) is supported.
- Double-buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half-cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware.
- Support for double-switching PWM outputs
- Up to eight fault inputs can be assigned to control multiple PWM outputs
  - Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Individual software control of each PWM output
- All outputs can be programmed to change simultaneously via a FORCE\_OUT event.
- PWMX pin can optionally output a third PWM signal from each submodule
- Option to supply the source for each complementary PWM signal pair from any of the following:
  - Crossbar module outputs
  - External ADC input, taking into account values set in ADC high and low limit registers
- 312 ps resolution can be enabled for period, duty and deadtime related registers
- Direct phase shift controls among each submodule
- Trigger signal can share the same load frequency as reload signal in each submodule

### 1.6.2 12-bit Analog-to-Digital Converter (Cyclic type)

- Two independent 12-bit analog-to-digital converters (ADCs):
  - 2 x 8-channel external inputs
  - Built-in x1, x2, x4 programmable gain pre-amplifier
  - Maximum ADC clock frequency up to 25 MHz, having period as low as 40 ns

- Single conversion time of 10 ADC clock cycles
- Additional conversion time of 8 ADC clock cycles
- Support of analog inputs for single-ended and differential (including unipolar differential) conversions
- Sequential and parallel scan modes. Parallel mode includes simultaneous and independent scan modes.
- Samples of each ADC have offset, limit and zero-crossing calculation supported
- ADC conversions can be synchronized by *any* module connected to the internal crossbar module, such as PWM, timer, GPIO, and comparator modules.
- Support for hardware-triggering and software-triggering conversions
- Support for a multi-triggering mode with a programmable number of conversions on each trigger
- Each ADC has ability to scan and store up to 8 conversion results.
- Current injection protection

### 1.6.3 Periodic Interrupt Timer (PIT) Modules

- 16-bit counter with programmable count modulo
- PIT0 is master and PIT1 is slave (if synchronizing both PITs)
- The output signals of both PIT0 and PIT1 are internally connected to a peripheral crossbar module
- Can run when the CPU is in Wait/Stop modes. Can also wake up the CPU from Wait/Stop modes.
- In addition to its existing bus clock (up to 100 MHz), 3 alternate clock sources for the counter clock are available:
  - Crystal oscillator output
  - 48 MHz/6
  - On-chip low-power 200 kHz oscillator

### 1.6.4 Inter-Module Crossbar and AND-OR-INVERT logic

- Provides generalized connections between and among on-chip peripherals: ADCs,
   12-bit DAC, comparators, quad-timers, eFlexPWMs, EWM, and select I/O pins
- User-defined input/output pins for all modules connected to the crossbar
- DMA request and interrupt generation from the crossbar
- Write-once protection for all registers
- AND-OR-INVERT function provides a universal Boolean function generator that uses a four-term sum-of-products expression, with each product term containing true or complement values of the four selected inputs (A, B, C, D).

#### 1.6.5 Comparator

- Full rail-to-rail comparison range
- Support for high and low speed modes
- Selectable input source includes external pins and internal DACs
- Programmable output polarity
- 8-bit programmable DAC as a voltage reference per comparator
- Three programmable hysteresis levels
- Selectable interrupt on rising-edge, falling-edge, or toggle of a comparator output

#### 1.6.6 12-bit Digital-to-Analog Converter

- 12-bit resolution
- Powerdown mode
- Automatic mode allows the DAC to automatically generate pre-programmed output waveforms, including square, triangle, and sawtooth waveforms (for applications like slope compensation)
- Programmable period, update rate, and range
- Output can be routed to an internal comparator, or optionally to an off-chip destination

#### 1.6.7 Quad Timer

- Four 16-bit up/down counters, with a programmable prescaler for each counter
- Operation modes: edge count, gated count, signed count, capture, compare, PWM, signal shot, single pulse, pulse string, cascaded, quadrature decode
- Programmable input filter
- Counting start can be synchronized across counters

# 1.6.8 Queued Serial Communications Interface (QSCI) modules with LIN Slave Functionality

- Operating clock can be up to two times the CPU operating frequency
- Four-word-deep FIFOs available on both transmit and receive buffers
- Standard mark/space non-return-to-zero (NRZ) format
- 16-bit integer and 3-bit fractional baud rate selection
- Full-duplex or single-wire operation
- Programmable 8-bit or 9-bit data format

- Error detection capability
- Two receiver wakeup methods:
  - Idle line
  - Address mark
- 1/16 bit-time noise detection
- Support for Local Interconnect Network (LIN) slave operation

#### 1.6.9 Queued Serial Peripheral Interface (QSPI) modules

- Maximum 25 Mbit/s baud rate
- Selectable baud rate clock sources for low baud rate communication
- Baud rate as low as the maximum Baud rate / 4096
- Full-duplex operation
- Master and slave modes
- Double-buffered operation with separate transmit and receive registers
- Four-word-deep FIFOs available on transmit and receive buffers
- Programmable length transmissions (2 bits to 16 bits)
- Programmable transmit and receive shift order (MSB or LSB as first bit transmitted)

# 1.6.10 Inter-Integrated Circuit (I2C)/System Management Bus (SMBus) modules

- Compatible with I2C bus standard
- Support for System Management Bus (SMBus) specification, version 2
- Multi-master operation
- General call recognition
- 10-bit address extension
- Start/Repeat and Stop indication flags
- Support for dual slave addresses or configuration of a range of slave addresses
- Programmable glitch input filter

# 1.6.11 Flexiable Controller Area Network (FlexCAN) module

This device utilizes the FlexCAN which is configured with 32 message buffers and DMA support as well as CAN-FD (Flexible Data-rate). The FlexCAN module is a communication controller implementing the CAN protocol according to the CAN 2.0B protocol specification. The interface between CAN engine and CPU is done via a mailbox system (Message Buffers) stored in embedded RAM.

#### Peripheral highlights

- Full implementation of the CAN with Flexible Data Rate (CAN FD) protocol specification and CAN protocol specification, Version 2.0 B
- Supports DMA request
- Flexible message buffers (MBs), totaling 32 message buffers of 8 bytes data length each, configurable as Rx or Tx
- SRAM array for 32 message buffer and individual mask registers.

### 1.6.12 Universal Serial Bus (USB) 2.0 controller

- Low Speed (1.5 Mbit/s) / Full Speed (12 Mbit/s)
- Device mode only in this device
- IRC48M with clock recovery block to eliminate the on-board crystal
- USB1.1 PHY included

### 1.6.13 Windowed Computer Operating Properly (COP) watchdog

- Programmable windowed timeout period
- Support for operation in all power modes: run mode, wait mode, stop mode
- Causes loss of reference reset 128 cycles after loss of reference clock to the PLL is detected
- Selectable reference clock source in support of EN60730 and IEC61508
- Selectable clock sources:
  - External crystal oscillator
  - On-chip low-power 200 kHz oscillator
  - System bus (IPBus up to 100 MHz)
  - 48 MHz/6
- Support for interrupt generation

#### 1.6.14 External Watchdog Monitor (EWM)

- Monitors external circuit as well as the software flow
- Programmable timeout period
- Interrupt capability prior to timeout
- Independent output (EWM\_OUT\_b) that places external circuit (but not CPU and peripheral) in a safe mode when EWM timeout occurs
- Selectable reference clock source in support of EN60730 and IEC61508
- Wait mode and Stop mode operation is not supported.
- Selectable clock sources:
  - External crystal oscillator

- On-chip low-power 200 kHz oscillator
- System bus (IPBus up to 100 MHz)
- 48 MHz/6

#### 1.6.15 Power supervisor

- Power-on reset (POR) is released after VDD > 2.7 V during supply is ramped up; CPU, peripherals, and JTAG/EOnCE controllers exit RESET state
- Brownout reset ( $V_{DD} < 2.0 \text{ V}$ )
- Critical warn low-voltage interrupt (LVI 2.2 V)
- Peripheral low-voltage warning interrupt (LVI 2.7 V)

#### 1.6.16 Phase-locked loop

- Output frequency range is optimized from 150 MHz to 450 MHz
- Input reference clock frequency: 8 MHz to 16 MHz
- Detection of loss of lock and loss of reference clock
- Ability to power down

#### 1.6.17 Clock sources

### 1.6.17.1 On-chip oscillators

- IRC48M
- 200 kHz low frequency clock as secondary clock source for COP, EWM, PIT

#### 1.6.17.2 Crystal oscillator

- Support for both high ESR crystal oscillator (ESR greater than  $100~\Omega$ ) and ceramic resonator
- Operating frequency: 4–16 MHz

#### 1.6.18 Cyclic Redundancy Check (CRC) generator

- Hardware 16/32-bit CRC generator
- High-speed hardware CRC calculation
- Programmable initial seed value
- Programmable 16/32-bit polynomial
- Error detection for all single, double, odd, and most multi-bit errors

- Option to transpose input data or output data (CRC result) bitwise or bytewise, which is required for certain CRC standards
- Option for inversion of final CRC result

### 1.6.19 General Purpose I/O (GPIO)

- 5 V tolerance (except RESET\_B and USB\_DP/USB\_DM pins)
- Individual control of peripheral mode or GPIO mode for each pin
- Programmable push-pull or open drain output
- Configurable pullup or pulldown on all input pins
- All pins (except JTAG, RESET\_B and USB\_DP/USB\_DM pins) default to be GPIO inputs
- 2 mA / 9 mA capability
- Controllable output slew rate

# 1.7 Block diagrams

The 56800EX core is based on a modified dual Harvard-style architecture, consisting of three execution units operating in parallel, and allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set enable straightforward generation of efficient and compact code for the DSP and control functions. The instruction set is also efficient for C compilers, to enable rapid development of optimized control applications.

The device's basic architecture appears in Figure 3 and Figure 4. Figure 3 shows how the 56800EX system buses communicate with internal memories, and the IPBus interface and the internal connections among the units of the 56800EX core. Figure 4 shows the peripherals and control blocks connected to the IPBus bridge. See the specific device's Reference Manual for details.

<sup>1.</sup> A bytewise transposition is not possible when accessing the CRC data register via 8-bit accesses. In this case, user software must perform the bytewise transposition.




Figure 3. 56800EX basic block diagram




Figure 4. System diagram

# 2 Pin and Signal Connection Descriptions

This section contains device-specific Pin and Signal connections information.

## 2.1 Signal groups

The input and output signals of this device are organized into functional groups, as listed in Table 2.

**Table 2. Functional Group Pin Allocations** 

Functional Group	Numbe	r of Pins
	64 LQFP	100 LQFP
Power Inputs (V <sub>DD</sub> , V <sub>DDA</sub> , V <sub>DD_USB</sub> ), Power Outputs (V <sub>CAP</sub> )	6	10
Ground (V <sub>SS</sub> , V <sub>SSA</sub> , V <sub>SS_USB</sub> )	4	7
Reset	1	1
eFlexPWM with NanoEdge ports, not including fault pins	8	16
Queued Serial Peripheral Interface (QSPI) ports	9	14
Queued Serial Communications Interface (QSCI) ports	10	16
Inter-Integrated Circuit (I <sup>2</sup> C) interface ports	6	6
12-bit Analog-to-Digital Converter (Cyclic ADC) inputs	16	16
Analog Comparator inputs/outputs	13/5	16/6
12-bit Digital-to-Analog output	2	2
Quad Timer Module (TMR) ports	8	112
Controller Area Network (FlexCAN)	2	2
USB	-	4
Clock inputs/outputs	2/2	3/2
JTAG / Enhanced On-Chip Emulation (EOnCE)	4	4

# 2.2 Signal and pin descriptions

After reset, each pin is configured for its primary function (listed first). Any alternative functionality, shown in parentheses, must be programmed through the GPIO module peripheral enable registers (GPIO\_x\_PER) and the SIM module GPIO peripheral select (GPSx) registers. All GPIO ports can be individually programmed as an input or output (using bit manipulation).

- There are 2 PWM modules: PWMA, PWMB. Each PWM module has 4 submodules: PWMA has PWMA\_0, PWMA\_1, PWMA\_2, PWMA\_3; PWMB has PWMB\_0, PWMB\_1, PWMB\_2, PWMB\_3. Each PWM module's submodules have 3 pins (A, B, X) each, with the syntax for the pins being PWMA\_0A, PWMA\_0B, PWMA\_0X, and PWMA\_1A, PWMA\_1B, PWMA\_1X, and so on. Each submodule pin can be configured as a PWM output or as a capture input.
- PWMA\_FAULT0 ~ PWMA\_FAULT7 signals are inputs used to disable selected PWMA outputs, PWMB\_FAULT0 ~ PWMB\_FAULT7 signals are inputs used to disable selected PWMB outputs, in cases where the fault conditions originate off-chip.
- EWM\_OUT\_B is the output of the External Watchdog Module (EWM), and is active low (denoted by the "\_B" part of the syntax).

For the MWCT2xx3A family, which uses 64-pin LQFP and 100-pin LQFP packages:

**Signal Name** 100 64 **Type** State **Signal Description LQFP LQFP** Durina Reset  $V_{DD}$ Supply Supply I/O Power — Supplies 3.3 V power to the chip I/O interface. 43  $V_{DD}$ 29  $V_{DD}$ 67 44 96 60  $V_{DD}$ 8 Supply  $V_{SS}$ Supply I/O Ground — Provide ground for the device I/O interface. 15  $V_{SS}$  $V_{SS}$ 44 30  $V_{SS}$ 66 43  $V_{SS}$ 97 61  $V_{DDA}$ 31 22 Supply Supply Analog Power — Supplies 3.3 V power to the analog modules. It must be connected to a clean analog power supply. V<sub>SSA</sub> Analog Ground — Supplies an analog ground 32 23 Supply Supply to the analog modules. It must be connected to a clean power supply. 41 Supply USB domain power supply, 3.3 V. V<sub>DD USB</sub> Supply 38 Supply Supply USB domain power supply, ground. V<sub>SS USB</sub> 16 On-chip On-chip Connect a 2.2uF (or greater) bypass capacitor VCAP regulator regulator between this pin and  $V_{SS}$ , to stabilize the core 35 VCAP 26 output output voltage regulator output required for proper 93 V<sub>CAP</sub> 57 voltage device operation. V<sub>CAP</sub> is used to observe core voltage voltage.

Table 3. Signal descriptions

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
TDI	100	64	Input	Input, internal pullup enabled	Test Data Input — Provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an internal pullup resistor. After reset, the default state is TDI.
(GPIOD0)			Input/Output		GPIO Port D0
TDO	98	62	Output	Output	Test Data Output — This tri-state-able pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and shift-DR controller states, and it changes on the falling edge of TCK. After reset, the default state is TDO.
(GPIOD1)			Input/Output		GPIO Port D1
тск	1	1	Input	Input, internal pullup enabled	Test Clock Input — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pullup resistor. A Schmitt-trigger input is used for noise immunity. After reset, the default state is TCK.
(GPIOD2)			Input/Output		GPIO Port D2
TMS	99	63	Input	Input, internal pullup enabled	Test Mode Select Input — Used to sequence the JTAG TAP controller state machine. It is sampled on the rising edge of TCK and has an internal pullup resistor. After reset, the default state is TMS.
					NOTE: Always tie the TMS pin to V <sub>DD</sub> through a 2.2K resistor, if needed to keep an on-board debug capability. Otherwise, tie the TMS pin directly to V <sub>DD</sub> .
(GPIOD3)			Input/Output		GPIO Port D3
RESET_B	2	2	Input	Input, internal pullup enabled (This pin is 3.3V only.)	Reset — A direct hardware reset on the processor. When RESET_B is asserted low, the device is initialized and placed in the reset state. A Schmitt-trigger input is used for noise immunity. The internal reset signal is deasserted synchronously with the internal clocks after a fixed number of internal clocks. After reset, the default state of this pin is RESET. To filter noise on the RESET_B pin, install a capacitor (up to 0.1 uF) on it.
(GPIOD4)			Input/ Open- drain Output		GPIO Port D4 — Can be individually programmed as an input or open-drain output pin. RESET functionality is disabled in this mode and the device can be reset only through Power-On Reset (POR), COP reset, or software reset.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
USB_DP	39	-	Input/ Output	Pull down	USB D+ analog data signal on the USB bus.
USB_DM	40	-	Input/ Output	Pull down	USB D- analog data signal on the USB bus.
GPIOA0	22	13	Input/Output	Input	GPIO Port A0; after reset, the default state is GPIOA0.
(ANA0&CMPA_IN3)			Input		ANA0 is input to channel 0 of ADCA; CMPA_IN3 is input 3 of analog comparator A. When used as an analog input, the signal goes to both places (ANA0 and CMPA_IN3), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
(CMPC_O)			Output		Analog comparator C output
GPIOA1	23	14	Input/Output	Input	GPIO Port A1: After reset, the default state is GPIOA1.
(ANA1&CMPA_IN0)			Input		ANA1 is input to channel 1 of ADCA; CMPA_IN0 is input 0 of analog comparator A. When used as an analog input, the signal goes to both places (ANA1 and CMPA_IN0), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA2	24	15	Input/Output	Input	GPIO Port A2: After reset, the default state is GPIOA2.
(ANA2&VREFHA&CMPA_IN1)			Input		ANA2 is input to channel 2 of ADCA; VREFHA is the reference high of ADCA; CMPA_IN1 is input 1 of analog comparator A. When used as an analog input, the signal goes to both places (ANA2 and CMPA_IN1), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin. This input can be configured as either ANA2 or VREFHA using the ADCA control register.
GPIOA3	25	16	Input/Output	Input	GPIO Port A3: After reset, the default state is GPIOA3.
(ANA3&VREFLA&CMPA_IN2)			Input		ANA3 is input to channel 3 of ADCA; VREFLA is the reference low of ADCA; CMPA_IN2 is input 2 of analog comparator A. When used as an analog input, the signal goes to both places (ANA3 and CMPA_IN2), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin. This input can be configured as either ANA3 or VREFLA using the ADCA control register.
GPIOA4	21	12	Input/Output	Input	GPIO Port A4: After reset, the default state is GPIOA4.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(ANA4&CMPD_IN0)			Input		ANA4 is input to channel 4 of ADCA; CMPD_IN0 is input 0 to comparator D. When used as an analog input, the signal goes to both places (ANA4 and CMPA_IN0), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
GPIOA5	20	11	Input/Output	Input	GPIO Port A5: After reset, the default state is GPIOA5.
(ANA5)			Input		ANA5 is input to channel 5 of ADCA.
GPIOA6	19	10	Input/ Output	Input	GPIO Port A6: After reset, the default state is GPIOA6.
(ANA6)			Input		ANA6 is input to channel 5 of ADCA.
GPIOA7	17	9	Input/Output	Input	GPIO Port A7: After reset, the default state is GPIOA7.
(ANA7)			Input		ANA7 is input to channel 7 of ADCA.
GPIOA8	18	-	Input/Output	Input	GPIO Port A8: After reset, the default state is GPIOA8.
(CMPD_IN1)			Input		CMPD_IN1 is input 1 of analog comparator D.
GPIOA9	14	-	Input/Output	Input	GPIO Port A9: After reset, the default state is GPIOA9.
(CMPD_IN2)			Input		CMPD_IN2 is input 2 of analog comparator D.
GPIOA10	13	-	Input/Output	Input	GPIO Port A10: After reset, the default state is GPIOA10.
(CMPD_IN3)			Input		CMPD_IN3 is input 3 of analog comparator D.
GPIOA11	37	-	Input/ Output	Input	GPIO Port A11: After reset, the default state is GPIOA11.
(CMPC_O)			Input		Analog comparator C output.
(XB_IN9)			Input		Crossbar module input 9.
(XB_OUT10)			Output		Crossbar module output 10.
(USB_SOFOUT)			Output		USB start of frame signal. Can be used to make the USB start of frame available for external synchronization.
GPIOB0	33	24	Input/Output	Input	GPIO Port B0: After reset, the default state is GPIOB0.
(ANB0&CMPB_IN3)			Input		ANB0 is input to channel 0 of ADCB; CMPB_IN3 is input 3 of analog comparator B. When used as an analog input, the signal goes to both places (ANB0 and CMPB_IN3), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOB1	34	25	Input/ Output	Input	GPIO Port B1: After reset, the default state is GPIOB1.
(ANB1&CMPB_IN0)			Input		ANB1 is input to channel 1 of ADCB; CMPB_IN0 is input 0 of analog comparator B. When used as an analog input, the signal goes to both places (ANB1 and CMPB_IN0), but the glitch on this pin during ADC sampling may interfere with other analog inputs shared on this pin.
DACB_O			Output		12-bit digital-to-analog B output.
GPIOB2	36	27	Input/ Output	Input	GPIO Port B2: After reset, the default state is GPIOB2.
(ANB2&VREFHB&CMPC_IN3)			Input		ANB2 is input to channel 2 of ADCB; VREFHB is the reference high of ADCB; CMPC_IN3 is input 2 of analog comparator C. When used as an analog input, the signal goes to both places (ANB2 and CMPC_IN3), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin. This input can be configured as either ANB2 or VREFHB using the ADCB control register.
GPIOB3	42	28	Input/ Output	Input	GPIO Port B3: After reset, the default state is GPIOB3.
(ANB3&VREFLB&CMPC_INO)			Input		ANB3 is input to channel 3 of ADCB; VREFLB is the reference low of ADCB; CMPC_IN0 is input 0 of analog comparator C. When used as an analog input, the signal goes to both places (ANB3 and CMPC_IN0), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin. This input can be configured as either ANB3 or VREFLB using the ADCB control register.
GPIOB4	30	21	Input/ Output	Input	GPIO Port B4: After reset, the default state is GPIOB4.
(ANB4&CMPC_IN1)			Input		ANB4 is input to channel 4 of ADCB; CMPC_IN1 is input 1 of analog comparator C. When used as an analog input, the signal goes to both places (ANB4 and CMPC_IN1), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOB5	29	20	Input/ Output	Input	GPIO Port B5: After reset, the default state is GPIOB5.
(ANB5&CMPC_IN2)			Input		ANB5 is input to channel 5 of ADCB; CMPC_IN2 is input 2 of analog comparator C. When used as an analog input, the signal goes to both places (ANB5 and CMPC_IN2), but the

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
					glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOB6	28	19	Input/ Output	Input	GPIO Port B6: After reset, the default state is GPIOB6.
(ANB6&CMPB_IN1)			Input	1	ANB6 is input to channel 6 of ADCB; CMPB_IN1 is input 1 of analog comparator B. When used as an analog input, the signal goes to both places (ANB6 and CMPB_IN1), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOB7	26	17	Input/ Output	Input	GPIO Port B7: After reset, the default state is GPIOB7.
(ANB7&CMPB_IN2)			Input		ANB7 is input to channel 7 of ADCB; CMPB_IN2 is input 2 of analog comparator B. When used as an analog input, the signal goes to both places (ANB7 and CMPB_IN2), but the glitch during ADC sampling on this pin may interfere with other analog inputs shared on this pin.
GPIOC0	3	3	Input/ Output	Input	GPIO Port C0: After reset, the default state is GPIOC0.
(EXTAL)			Analog Output		The external crystal oscillator input (EXTAL) connects the internal crystal oscillator input to an external crystal or ceramic resonator.
(CLKIN0)			Input		External clock input 0 to OCCS  NOTE: If this pin is selected as device's external clock input, the internal crystal oscillator should be powered down.
GPIOC1	4	4	Input/ Output	Input	GPIO Port C1: After reset, the default state is GPIOC1.
(XTAL)			Analog Input		The external crystal oscillator output (XTAL) connects the internal crystal oscillator output to an external crystal or ceramic resonator.
GPIOC2	5	5	Input/ Output	Input	GPIO Port C2: After reset, the default state is GPIOC2.
(TXD0)			Output		SCI0 transmit data output or transmit/receive in single-wire operation
(TB0)			Input/ Output		Quad timer module B channel 0 input/output
(XB_IN2)			Input		Crossbar module input 2

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(CLKO0)			Output		Buffered clock output 0: the clock source is selected by clockout select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
GPIOC3	11	7	Input/ Output	Input	GPIO Port C3: After reset, the default state is GPIOC3.
(TA0)			Input/ Output		Quad timer module A channel 0 input/output.
(CMPA_O)			Output		Analog comparator A output.
(RXD0)			Input		SCI0 receive data input.
(CLKIN1)			Input		External clock input 1 to OCCS
GPIOC4	12	8	Input/ Output	Input	GPIO Port C4: After reset, the default state is GPIOC4.
(TA1)			Input/ Output		Quad timer module A channel 1 input/output.
(CMPB_O)			Output		Analog comparator B output.
(XB_IN8)			Input		Crossbar module input 8.
(EWM_OUT_B)			Output		External Watchdog Module output.
GPIOC5	27	18	Input/ Output	Input	GPIO Port C5: After reset, the default state is GPIOC5.
(DACA_O)			Output		12-bit digital-to-analog A output.
(XB_IN7)			Input		Crossbar module input 7.
GPIOC6	49	31	Input/ Output	Input	GPIO Port C6: After reset, the default state is GPIOC6.
(TA2)			Input/ Output		Quad timer module A channel 2 input/output.
(XB_IN3)			Input		Crossbar module input 3.
(CMP_REF)			Input		Input 5 of analog comparator A and B and C and D.
(SS0_B)			Input/ Output		In slave mode, SS0_B indicates to the SPI0 module that the current transfer is to be received.
GPIOC7	50	32	Input/ Output	Input	GPIO Port C7: After reset, the default state is GPIOC7.
(SS0_B)			Input / Output		In slave mode, SS0_B indicates to the SPI0 module that the current transfer is to be received.
(TXD0)			Output		SCI0 transmit data output or transmit/receive in single-wire operation.
(XB_IN8)			Input		Crossbar module input 8.
(XB_OUT6)			Output		Crossbar module output 6.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOC8	52	33	Input/ Output	Input	GPIO Port C8: After reset, the default state is GPIOC8.
(MISO0)			Input/ Output		Master in/slave out for SPI0 — In master mode, MISO0 pin is the data input. In slave mode, MISO0 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
(RXD0)			Input		SCI0 receive data input.
(XB_IN9)			Input		Crossbar module input 9.
GPIOC9	53	34	Input/ Output	Input	GPIO Port C9: After reset, the default state is GPIOC9.
(SCLK0)		Input/ Output	1 .		SPI0 serial clock — In master mode, SCLK0 pin is an output, clocking slaved listeners. In slave mode, SCLK0 pin is the data clock input 0.
(XB_IN4)			Input		Crossbar module input 4.
(TXD0)			Output		SCI0 transmit data output or transmit/receive in single wire operation.
(XB_OUT8)			Output		Crossbar module output 8.
GPIOC10	54	35	Input/Output	Input	GPIO Port C10: After reset, the default state is GPIOC10.
(MOSI0)			Input/ Output		Master out/slave in for SPI0 — In master mode, MOSI0 pin is the data output. In slave mode, MOSI0 pin is the data input.
(XB_IN5)			Input		Crossbar module input 5.
(MISO0)			Input/ Output		Master in/slave out for SPI0 — In master mode, MISO0 pin is the data input. In slave mode, MISO0 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
(XB_OUT9)			Output		Crossbar module output 9.
GPIOC11	58	37	Input/Output	Input	GPIO Port C11: After reset, the default state is GPIOC11.
(CANTX)			Open-drain Output		CAN transmit data output.
(SCL1)			Input/ Open- drain Output		I <sup>2</sup> C1 serial clock.
(TXD1)			Output		SCI1 transmit data output or transmit/receive in single wire operation.
GPIOC12	59	38	Input/ Output	Input	GPIO Port C12: After reset, the default state is GPIOC12.
(CANRX)			Input		CAN receive data input.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(SDA1)			Input/ Open- drain Output		I <sup>2</sup> C1 serial data line.
(RXD1)			Input		SCI1 receive data input.
GPIOC13	76	49	Input/ Output	Input	GPIO Port C13: After reset, the default state is GPIOC13.
(TA3)			Input/ Output		Quad timer module A channel 3input/output.
(XB_IN6)			Input		Crossbar module input 6.
(EWM_OUT_B)			Output		External Watchdog Module output.
GPIOC14	87	55	Input/ Output	Input	GPIO Port C14: After reset, the default state is GPIOC14.
(SDA0)			Input/ Open- drain Output		I <sup>2</sup> C0 serial data line.
(XB_OUT4)			Input		Crossbar module output 4.
(PWMA_FAULT4)					PWM module A fault input 4 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
GPIOC15	88	56	Input/ Output	Input	GPIO Port C15: After reset, the default state is GPIOC15.
(SCL0)			Input/ Open- drain Output		I <sup>2</sup> C0 serial clock.
(XB_OUT5)			Output		Crossbar module output 5.
(PWMA_FAULT5)			Input		PWM module A fault input 5 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
GPIOD5	10	-	Input/ Output	Input	GPIO Port D5: After reset, the default state is GPIOD5.
(RXD2)			Input		SCI2 receive data input.
(XB_IN5)			Input		Crossbar module input 5.
(XB_OUT9)			Output		Crossbar module output 9.
GPIOD6	9	-	Input/ Output	Input	GPIO Port D6: After reset, the default state is GPIOD6.
(TXD2)			Output		SCI2 transmit data output or transmit/receive in single-wire operation.
(XB_IN4)			Input		Crossbar module input 4.
(XB_OUT8)			Output		Crossbar module output 8.
GPIOD7	47	-	Input/ Output	Input	GPIO Port D7: After reset, the default state is GPIOD7.
(XB_OUT11)			Output		Crossbar module output 11.
(XB_IN7)			Input		Crossbar module input 7.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(MISO1)			Input/ Output		Master in/slave out for SPI1 — In master mode, MISO1 pin is the data input. In slave mode, MISO1 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
GPIOE0	68	45	Input/ Output	Input	GPIO Port E0: After reset, the default state is GPIOE0.
PWMA_0B			Input/ Output		PWM module A, submodule 0, output B or input capture B
(XB_OUT4)			Output	7	Crossbar module output 4.
GPIOE1	69	46	Input/ Output	Input	GPIO Port E1: After reset, the default state is GPIOE1.
(PWMA_0A)			Input/ Output		PWM module A, submodule 0, output A or input capture A
(XB_OUT5)			Output		Crossbar module output 5.
GPIOE2	74	47	Input/ Output	Input	GPIO Port E2: After reset, the default state is GPIOE2.
(PWMA_1B)			Input/ Output		PWM module A, submodule 0, output B or input capture B
(XB_OUT6)			Output		Crossbar module output 6.
GPIOE3	75	48	Input/ Output	Input	GPIO Port E3: After reset, the default state is GPIOE3.
(PWMA_1A)			Input/ Output		PWM module A, submodule 1, output A or input capture A
(XB_OUT7)			Output	7	Crossbar module output 7.
GPIOE4	82	51	Input/ Output	Input	GPIO Port E4: After reset, the default state is GPIOE4.
(PWMA_2B)			Input/ Output		PWM module A, submodule 2, output B or input capture B
(XB_IN2)			Input		Crossbar module input 2.
(XB_OUT8)			Output		Crossbar module output 8.
GPIOE5	83	52	Input/ Output	Input	GPIO Port E5: After reset, the default state is GPIOE5.
(PWMA_2A)			Input/ Output		PWM module A, submodule 2, output A or input capture A.
(XB_IN3)			Input	7	Crossbar module input 3.
(XB_OUT9)			Output		Crossbar module output 9.
GPIOE6	84	53	Input/ Output	Input	GPIO Port E6: After reset, the default state is GPIOE6.
(PWMA_3B)			Input/ Output		PWM module A, submodule 3, output B or input capture B.
(XB_IN4)			Input		Crossbar module input 4.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(PWMB_2B)			Input/ Output		PWM module B (enhanced), submodule 2, output B or input capture B.
(XB_OUT10)			Output	-	Crossbar module output 10
GPIOE7	85	54	Input/ Output	Input	GPIO Port E7: After reset, the default state is GPIOE7.
(PWMA_3A)			Input/ Output		PWM module A, submodule 3, output A or input capture A.
(XB_IN5)			Input		Crossbar module input 5.
(PWMB_2A)			Input/ Output		PWM module B, submodule 2, output A or input capture A.
(XB_OUT11)			Output		Crossbar module output 11
GPIOE8	72	-	Input/ Output	Input	GPIO Port E8: After reset, the default state is GPIOE8.
(PWMB_2B)			Input/ Output		PWM module B, submodule 2, output B or input capture B.
(PWMA_FAULT0)			Input		PWM module A fault input 0 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(XB_OUT8)			Output		Crossbar module output 8.
GPIOE9	73	-	Input/ Output	Input	GPIO Port E9: After reset, the default state is GPIOE9.
(PWMB_2A)			Input/ Output		PWM module B, submodule 2, output A or input capture A.
(PWMA_FAULT1)			Input		PWM module A fault input 1 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(XB_OUT9)			Output	1	Crossbar module output 9.
GPIOF0	55	36	Input/ Output	Input	GPIO Port F0: After reset, the default state is GPIOF0.
(XB_IN6)			Input	1	Crossbar module input 6.
(TB2)			Input/ Output		Quad timer module B Channel 2 input/output.
(SCLK1)			Input/ Output		SPI1 serial clock — In master mode, SCLK1 pin is an output, clocking slaved listeners. In slave mode, SCLK1 pin is the data clock input 1.
GPIOF1	77	50	Input/ Output	Input	GPIO Port F1: After reset, the default state is GPIOF1.
(CLKO1)			Output		Buffered clock output 1: the clock source is selected by clockout select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.
(XB_IN7)			Input	1	Crossbar module input 7.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(CMPD_O)			Output		Analog comparator D output.
GPIOF2	60	39	Input/ Output	Input	GPIO Port F2: After reset, the default state is GPIOF2.
(SCL1)			Input/ Open- drain Output		I <sup>2</sup> C1 serial clock.
(XB_OUT6)			Output		Crossbar module output 6.
(MISO1)			Input/ Output		Master in/slave out for SPI1 — In master mode, MISO1 pin is the data input. In slave mode, MISO1 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
GPIOF3	61	40	Input/ Output	Input	GPIO Port F3: After reset, the default state is GPIOF3.
(SDA1)			Input/ Open- drain Output		I <sup>2</sup> C1 serial data line.
(XB_OUT7)			Output		Crossbar module output 7.
(MOSI1)			Input/ Output		Master out/slave in for SPI1— In master mode, MOSI1 pin is the data output. In slave mode, MOSI1 pin is the data input.
GPIOF4	62	41	Input/ Output	Input	GPIO Port F4: After reset, the default state is GPIOF4.
(TXD1)			Output		SCI1 transmit data output or transmit/receive in single wire operation.
(XB_OUT8)			Output		Crossbar module output 8.
(PWMA_0X)			Input/ Output		PWM module A, submodule 0, output X or input capture X.
(PWMA_FAULT6)			Input		PWM module A fault input 6 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
GPIOF5	63	42	Input/ Output	Input	GPIO Port F5: After reset, the default state is GPIOF5.
(RXD1)			Input		SCI1 receive data input.
(XB_OUT9)			Output		Crossbar module output 9.
(PWMA_1X)			Input/ Output		PWM module A, submodule 1, output X or input capture X.
(PWMA_FAULT7)			Input		PWM module A fault input 7 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
GPIOF6	94	58	Input/ Output	Input	GPIO Port F6: After reset, the default state is GPIOF6.
(TB2)			Input/ Output		Quad timer module B Channel 2 input/output.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(PWMA_3X)			Input/ Output		PWM module A, submodule 3, output X or input capture X.
(PWMB_3X)			Input/ Output		PWM module B, submodule 3, output X or input capture X.
(XB_IN2)			Input		Crossbar module input 2.
GPIOF7	95	59	Input/ Output	Input	GPIO Port F7: After reset, the default state is GPIOF7.
(TB3)			Input/ Output		Quad timer module B Channel 3 input/output.
(CMPC_O)			Output		Analog comparator C output
(SS1_B)			Input/ Output		In slave mode, indicates to the SPI1 platform that the current transfer is to be received.
(XB_IN3)			Input		Crossbar module input 3.
GPIOF8	6	6	Input/ Output	Input	GPIO Port F8: After reset, the default state is GPIOF8.
(RXD0)			Input		SCI0 receive data input.
(TB1)			Input/ Output		Quad timer module B Channel 1 input/output.
(CMPD_O)			Output		Analog comparator D output.
(PWMA_2X)			Input/ Output		PWM module A, submodule 2, output X or input capture X.
GPIOF9	57	-	Input/ Output	Input	GPIO Port F9: After reset, the default state is GPIOF9.
RXD2			Input		SCI2 receive data input.
(PWMA_FAULT7)			Input		PWM module A fault input 7 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(PWMB_FAULT7)			Input		PWM module B fault input 7 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip.
(XB_OUT11)			Output		Crossbar module output 11.
GPIOF10	56	-	Input/ Output	Input	GPIO Port F10: After reset, the default state is GPIOF10.
(TXD2)			Output		SCI2 transmit data output or transmit/receive in single-wire operation.
(PWMA_FAULT6)			Input		PWM module A fault input 6 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(PWMB_FAULT6)			Input		PWM module B fault input 6 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip.
(XB_OUT10)			Output		Crossbar module output 10.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
GPIOF11	45	-	Input/ Output	Input	GPIO Port F11: After reset, the default state is GPIOF11.
(TXD0)			Output		SCI0 transmit data output or transmit/receive in single-wire operation.
(XB_IN11)			Input		Crossbar module input 11.
GPIOF12	89	-	Input/ Output	Input	GPIO Port F12: After reset, the default state is GPIOF12.
(MISO1)			Input/ Output		Master in/slave out for SPI1 — In master mode, MISO1 pin is the data input. In slave mode, MISO1 pin is the data output. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
(PWMB_FAULT2)			Input		PWM module B fault input 2 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip.
GPIOF13	90	-	Input/ Output	Input	GPIO Port F13: After reset, the default state is GPIOF13.
(MOSI1)			Input/ Output		Master out/slave in for SPI1 — In master mode, MOSI1 pin is the data output. In slave mode, MOSI1 pin is the data input.
(PWMB_FAULT1)			Input		PWM module B fault input 1 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip.
GPIOF14	91	-	Input/ Output	Input	GPIO Port F14: After reset, the default state is GPIOF14.
(SCLK1)			Input/ Output		SPI1 serial clock — In master mode, SCLK1 pin is an output, clocking slaved listeners. In slave mode, SCLK1 pin is the data clock input 1.
(PWMB_FAULT0)			Input		PWM module B fault input 0 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip
GPIOF15	46	-	Input/ Output	Input	GPIO Port F15: After reset, the default state is GPIOF15.
(RXD0)			Input	]	SCI0 receive data input.
(XB_IN10)			Input		Crossbar module input 10.
GPIOG0	78	-	Input/ Output	Input	GPIO Port G0: After reset, the default state is GPIOG0.
(PWMB_1B)			Input/ Output		PWM module B, submodule 1, output B or input capture B.
(XB_OUT6)	<u></u>		Output	<u></u>	Crossbar module output 6.
GPIOG1	79	-	Input/ Output	Input	GPIO Port G1: After reset, the default state is GPIOG1.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(PWMB_1A)			Input/ Output		PWM module B, submodule 1, output A or input capture A.
(XB_OUT7)			Output		Crossbar module output 7.
GPIOG2	70	-	Input/ Output	Input	GPIO Port G2: After reset, the default state is GPIOG2.
(PWMB_0B)			Input/ Output		PWM module B, submodule 0, output B or input capture B.
(XB_OUT4)			Output		Crossbar module output 4.
GPIOG3	71	-	Input/ Output	Input	GPIO Port G3: After reset, the default state is GPIOG3.
(PWMB_0A)			Input/ Output		PWM module B, submodule 0, output A or input capture A.
(XB_OUT5)			Output	1	Crossbar module output 5.
GPIOG4	80	-	Input/ Output	Input	GPIO Port G4: After reset, the default state is GPIOG4.
(PWMB_3B)			Input/ Output		PWM module B, submodule 3, output B or input capture B.
(PWMA_FAULT2)			Input		PWM module A fault input 2 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(XB_OUT10)			Output		Crossbar module output 10.
GPIOG5	81	-	Input/ Output	Input	GPIO Port G5: After reset, the default state is GPIOG5.
(PWMB_3A)			Input/ Output		PWM module B, submodule 3, output A or input capture A.
(PWMA_FAULT3)			Input		PWM module A fault input 3 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(XB_OUT11)			Output		Crossbar module output 11.
GPIOG6	86	-	Input/ Output	Input	GPIO Port G6: After reset, the default state is GPIOG6.
(PWMA_FAULT4)			Input		PWM module A fault input 4 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(PWMB_FAULT4)			Input		PWM module B fault input 4 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip.
(TB2)			Input/ Output		Quad timer module B Channel 2 input/output.
(XB_OUT8)			Output	1	Crossbar module output 8.
GPIOG7	92	-	Input/ Output	Input	GPIO Port G7: After reset, the default state is GPIOG7.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(PWMA_FAULT5)			Input		PWM module A fault input 5 is used for disabling selected PWM module A outputs in cases where fault conditions originate off-chip.
(PWMB_FAULT5)			Input		PWM module B fault input 5 is used for disabling selected PWM module B outputs in cases where fault conditions originate off-chip.
(XB_OUT9)	1		Output		Crossbar module output 9.
(USB_CLKIN)			Input		External clock input as option for USB module. It will replace internal 48Mhz clock when it is selected.
GPIOG8	64	-	Input/ Output	Input	GPIO Port G8: After reset, the default state is GPIOG8.
(PWMB_0X)			Input/ Output		PWM module B, submodule 0, output X or input capture X.
(PWMA_0X)			Input/ Output		PWM module A, submodule 0, output X or input capture X.
(TA2)			Input/ Output		Quad timer module A Channel 2 input/output.
(XB_OUT10)	7		Output		Crossbar module output 10.
GPIOG9	65	-	Input/ Output	Input	GPIO Port G9: After reset, the default state is GPIOG9.
(PWMB_1X)			Input/ Output		PWM module B, submodule 1, output X or input capture X
(PWMA_1X)			Input/ Output		PWM module A, submodule 1, output X or input capture X
(TA3)			Input/ Output		Quad timer module A Channel 3 input/output.
(XB_OUT11)	7		Output		Crossbar module output 11.
GPIOG10	51	-	Input/ Output	Input	GPIO Port G10: After reset, the default state is GPIOG10.
(PWMB_2X)			Input/ Output		PWM module B, submodule 2, output X or input capture X.
(PWMA_2X)			Input/ Output		PWM module A, submodule 2, output X or input capture X.
(XB_IN8)	1		Input		Crossbar module input 8.
GPIOG11	48	-	Input/ Output	Input	GPIO Port G11: After reset, the default state is GPIOG11.
(TB3)			Input/ Output		Quad timer module B Channel 3 input/output.
(CLKO0)			Output		Buffered clock output 0: the clock source is selected by clockout select (CLKOSEL) bits in the clock output select register (CLKOUT) of the SIM.

Table 3. Signal descriptions (continued)

Signal Name	100 LQFP	64 LQFP	Туре	State During Reset	Signal Description
(MOSI1)			Input/ Output		Master out/slave in for SPI1— In master mode, MOSI1 pin is the data output. In slave mode, MOSI1 pin is the data input.

#### 3 Pinout

# 3.1 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The SIM module is responsible for selecting which ALT functionality is available on each pin.

100 LQFP	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
1	1	TCK	TCK	GPIOD2			
2	2	RESET_B	RESET_B	GPIOD4			
3	3	GPIOC0	GPIOC0	EXTAL	CLKIN0		
4	4	GPIOC1	GPIOC1	XTAL			
5	5	GPIOC2	GPIOC2	TXD0	TB0	XB_IN2	CLKO0
6	6	GPIOF8	GPIOF8	RXD0	TB1	CMPD_O	PWMA_2X
7	_	VDD	VDD				
8	_	VSS	VSS				
9	_	GPIOD6	GPIOD6	TXD2	XB_IN4	XB_OUT8	
10	_	GPIOD5	GPIOD5	RXD2	XB_IN5	XB_OUT9	
11	7	GPIOC3	GPIOC3	TA0	CMPA_O	RXD0	CLKIN1
12	8	GPIOC4	GPIOC4	TA1	CMPB_O	XB_IN8	EWM_OUT_B
13	_	GPIOA10	GPIOA10	CMPD_IN3			
14	_	GPIOA9	GPIOA9	CMPD_IN2			
15	_	VSS	VSS				
16	_	VCAP	VCAP				
17	9	GPIOA7	GPIOA7	ANA7			
18	_	GPIOA8	GPIOA8	CMPD_IN1			
19	10	GPIOA6	GPIOA6	ANA6			
20	11	GPIOA5	GPIOA5	ANA5			
21	12	GPIOA4	GPIOA4	ANA4+CMPD_IN0			

100 LQFP	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
22	13	GPIOA0	GPIOA0	ANA0+CMPA_IN3	CMPC_O		
23	14	GPIOA1	GPIOA1	ANA1+CMPA_IN0			
24	15	GPIOA2	GPIOA2	ANA2+VREFHA+CMPA_ IN1			
25	16	GPIOA3	GPIOA3	ANA3+VREFLA+CMPA_ IN2			
26	17	GPIOB7	GPIOB7	ANB7+CMPB_IN2			
27	18	GPIOC5	GPIOC5	DACA_O	XB_IN7		
28	19	GPIOB6	GPIOB6	ANB6+CMPB_IN1			
29	20	GPIOB5	GPIOB5	ANB5+CMPC_IN2			
30	21	GPIOB4	GPIOB4	ANB4+CMPC_IN1			
31	22	VDDA	VDDA				
32	23	VSSA	VSSA				
33	24	GPIOB0	GPIOB0	ANB0+CMPB_IN3			
34	25	GPIOB1	GPIOB1	ANB1+CMPB_IN0	DACB_O		
35	26	VCAP	VCAP				
36	27	GPIOB2	GPIOB2	ANB2+VERFHB+CMPC_ IN3			
37	1	GPIOA11	GPIOA11	CMPC_O	XB_IN9	XB_OUT10	USB_SOFOUT
38	ı	VSS_USB	VSS_USB				
39	I	USB_DP	USB_DP				
40	ı	USB_DM	USB_DM				
41	ı	VDD_USB	VDD_USB				
42	28	GPIOB3	GPIOB3	ANB3+VREFLB+CMPC_ IN0			
43	29	VDD	VDD				
44	30	VSS	VSS				
45	_	GPIOF11	GPIOF11	TXD0	XB_IN11		
46	_	GPIOF15	GPIOF15	RXD0	XB_IN10		
47	_	GPIOD7	GPIOD7	XB_OUT11	XB_IN7	MISO1	
48	_	GPIOG11	GPIOG11	TB3	CLKO0	MOSI1	
49	31	GPIOC6	GPIOC6	TA2	XB_IN3	CMP_REF	SS0_B
50	32	GPIOC7	GPIOC7	SS0_B	TXD0	XB_IN8	XB_OUT6
51	-	GPIOG10	GPIOG10	PWMB_2X	PWMA_2X	XB_IN8	
52	33	GPIOC8	GPIOC8	MISO0	RXD0	XB_IN9	
53	34	GPIOC9	GPIOC9	SCLK0	XB_IN4	TXD0	XB_OUT8
54	35	GPIOC10	GPIOC10	MOSI0	XB_IN5	MISO0	XB_OUT9
55	36	GPIOF0	GPIOF0	XB_IN6	TB2	SCLK1	
56	_	GPIOF10	GPIOF10	TXD2	PWMA_FAULT6	PWMB_FAULT6	XB_OUT10
57	_	GPIOF9	GPIOF9	RXD2	PWMA_FAULT7	PWMB_FAULT7	XB_OUT11
58	37	GPIOC11	GPIOC11	CANTX	SCL1	TXD1	

100 LQFP	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
59	38	GPIOC12	GPIOC12	CANRX	SDA1	RXD1	
60	39	GPIOF2	GPIOF2	SCL1	XB_OUT6	MISO1	
61	40	GPIOF3	GPIOF3	SDA1	XB_OUT7	MOSI1	
62	41	GPIOF4	GPIOF4	TXD1	XB_OUT8	PWMA_0X	PWMA_FAULT6
63	42	GPIOF5	GPIOF5	RXD1	XB_OUT9	PWMA_1X	PWMA_FAULT7
64	_	GPIOG8	GPIOG8	PWMB_0X	PWMA_0X	TA2	XB_OUT10
65	_	GPIOG9	GPIOG9	PWMB_1X	PWMA_1X	TA3	XB_OUT11
66	43	VSS	VSS				
67	44	VDD	VDD				
68	45	GPIOE0	GPIOE0	PWMA_0B			XB_OUT4
69	46	GPIOE1	GPIOE1	PWMA_0A			XB_OUT5
70	_	GPIOG2	GPIOG2	PWMB_0B	XB_OUT4		
71	_	GPIOG3	GPIOG3	PWMB_0A	XB_OUT5		
72	_	GPIOE8	GPIOE8	PWMB_2B	PWMA_FAULT0		XB_OUT8
73	_	GPIOE9	GPIOE9	PWMB_2A	PWMA_FAULT1		XB_OUT9
74	47	GPIOE2	GPIOE2	PWMA_1B			XB_OUT6
75	48	GPIOE3	GPIOE3	PWMA_1A			XB_OUT7
76	49	GPIOC13	GPIOC13	TA3	XB_IN6	EWM_OUT_B	
77	50	GPIOF1	GPIOF1	CLKO1	XB_IN7	CMPD_O	
78	_	GPIOG0	GPIOG0	PWMB_1B	XB_OUT6		
79	_	GPIOG1	GPIOG1	PWMB_1A	XB_OUT7		
80	_	GPIOG4	GPIOG4	PWMB_3B	PWMA_FAULT2		XB_OUT10
81	_	GPIOG5	GPIOG5	PWMB_3A	PWMA_FAULT3		XB_OUT11
82	51	GPIOE4	GPIOE4	PWMA_2B	XB_IN2		XB_OUT8
83	52	GPIOE5	GPIOE5	PWMA_2A	XB_IN3		XB_OUT9
84	53	GPIOE6	GPIOE6	PWMA_3B	XB_IN4	PWMB_2B	XB_OUT10
85	54	GPIOE7	GPIOE7	PWMA_3A	XB_IN5	PWMB_2A	XB_OUT11
86	_	GPIOG6	GPIOG6	PWMA_FAULT4	PWMB_FAULT4	TB2	XB_OUT8
87	55	GPIOC14	GPIOC14	SDA0	XB_OUT4	PWMA_FAULT4	
88	56	GPIOC15	GPIOC15	SCL0	XB_OUT5	PWMA_FAULT5	
89	_	GPIOF12	GPIOF12	MISO1	PWMB_FAULT2		
90	-	GPIOF13	GPIOF13	MOSI1	PWMB_FAULT1		
91	-	GPIOF14	GPIOF14	SCLK1	PWMB_FAULT0		
92	_	GPIOG7	GPIOG7	PWMA_FAULT5	PWMB_FAULT5	XB_OUT9	USB_CLKIN
93	57	VCAP	VCAP				
94	58	GPIOF6	GPIOF6	TB2	PWMA_3X	PWMB_3X	XB_IN2
95	59	GPIOF7	GPIOF7	TB3	CMPC_O	SS1_B	XB_IN3
96	60	VDD	VDD				
97	61	VSS	VSS				
98	62	TDO	TDO	GPIOD1			

100 LQFP	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
99	63	TMS	TMS	GPIOD3			
100	64	TDI	TDI	GPIOD0			

# 3.2 Pinout diagrams

The following diagrams show pinouts for the packages. For each pin, the diagrams show the default function. However, many signals may be multiplexed onto a single pin.




Figure 5. 100-pin LQFP




Figure 6. 64-pin LQFP

# 4 Ordering parts

# 4.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **nxp.com** and perform a part number search for the following device numbers table.

#### 4.2 Part number list

The following table shows a part number list for this device.

Table 4. Part numbers

Part Number	Flash Size	Temperature	Package
MWCT22C3AVLL	256 KB	105°C	100 LQFP
MWCT22C3AVLH	256 KB	105°C	64 LQFP
MWCT20C3AVLH	256 KB	105°C	64 LQFP
MWCT2013AVLH	256 KB	105°C	64 LQFP

# 5 Terminology and guidelines

# 5.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 5.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

# 5.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 5.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ

### 5.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

## 5.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

# 5.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

# **5.4.1 Example**


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

# 5.5 Result of exceeding a rating



# 5.6 Relationship between ratings and operating requirements



# 5.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 5.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

# 5.8.1 Example 1


This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

## 5.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:

#### **Ratings**



# 5.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

# 6 Ratings

# 6.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

<sup>1.</sup> Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

<sup>2.</sup> Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 6.2 Moisture handling ratings

Symbo	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 6.3 ESD handling ratings

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, use normal handling precautions to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM), and the charge device model (CDM).

All latch-up testing is in conformity with AEC-Q100 Stress Test Qualification.

A device is defined as a failure if after exposure to ESD pulses, the device no longer meets the device specification. Complete DC parametric and functional testing is performed as per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 5. ESD/Latch-up Protection

Characteristic <sup>1</sup>	Min	Max	Unit
ESD for Human Body Model (HBM)	-2000	+2000	V
ESD for Machine Model (MM)	-200	+200	V
ESD for Charge Device Model (CDM)	-500	+500	V
Latch-up current at TA= 85°C (I <sub>LAT</sub> )	-100	+100	mA

<sup>1.</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 6.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 6 may affect device reliability or cause permanent damage to the device.

#### NOTE

If the voltage difference between VDD and VDDA or VSS and VSSA is too large, then the device can malfunction or be permanently damaged. The restrictions are:

- At all times, it is recommended that the voltage difference of VDD VSS be within +/-200 mV of the voltage difference of VDDA VSSA, including power ramp up and ramp down; see additional requirements in Table 7. Failure to do this recommendation may result in a harmful leakage current through the substrate, between the VDD/VSS and VDDA/VSSA pad cells. This harmful leakage current could prevent the device from operating after power up.
- At all times, to avoid permanent damage to the part, the voltage difference between VDD and VDDA must absolutely be limited to 0.3 V; see Table 6.
- At all times, to avoid permanent damage to the part, the voltage difference between VSS and VSSA must absolutely be limited to 0.3 V; see Table 6.

Table 6. Absolute Maximum Ratings ( $V_{SS} = 0 \text{ V}, V_{SSA} = 0 \text{ V}$ )

Characteristic	Symbol	Notes <sup>1</sup>	Min	Max	Unit
Supply Voltage Range	V <sub>DD</sub>		-0.3	4.0	V
Analog Supply Voltage Range	V <sub>DDA</sub>		-0.3	4.0	V
ADC High Voltage Reference	V <sub>REFHx</sub>		-0.3	4.0	V
Voltage difference V <sub>DD</sub> to V <sub>DDA</sub>	$\Delta V_{DD}$		-0.3	0.3	V
Voltage difference V <sub>SS</sub> to V <sub>SSA</sub>	ΔV <sub>SS</sub>		-0.3	0.3	V
Digital Input Voltage Range	V <sub>IN</sub>	Pin Group 1	-0.3	5.5	V
RESET Input Voltage Range	V <sub>IN_RESET</sub>	Pin Group 2	-0.3	4.0	V
Oscillator Input Voltage Range	V <sub>OSC</sub>	Pin Group 4	-0.4	4.0	V
Analog Input Voltage Range	V <sub>INA</sub>	Pin Group 3	-0.3	4.0	V
Input clamp current, per pin $(V_{IN} < V_{SS} - 0.3 V)^{,2}$ , 3	V <sub>IC</sub>		_	-5.0	mA
Output clamp current, per pin <sup>4</sup>	V <sub>oc</sub>		_	±20.0	mA
Contiguous pin DC injection current—regional limit sum of 16 contiguous pins	I <sub>ICont</sub>		-25	25	mA

Table 6. Absolute Maximum Ratings ( $V_{SS} = 0 \text{ V}, V_{SSA} = 0 \text{ V}$ ) (continued)

Characteristic	Symbol	Notes <sup>1</sup>	Min	Max	Unit
Output Voltage Range (normal push-pull mode)	V <sub>OUT</sub>	Pin Group 1, 2	-0.3	4.0	V
Output Voltage Range (open drain mode)	V <sub>OUTOD</sub>	Pin Group 1	-0.3	5.5	V
RESET Output Voltage Range	V <sub>OUTOD_RE</sub>	Pin Group 2	-0.3	4.0	V
DAC Output Voltage Range	V <sub>OUT_DAC</sub>	Pin Group 5	-0.3	4.0	V
Ambient Temperature	T <sub>A</sub>	V temperature	-40	105	°C
Junction Temperature	Tj	V temperature	-40	125	°C
Storage Temperature Range (Extended Industrial)	T <sub>STG</sub>		-55	150	°C

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Continuous clamp current
- 3. All 5 volt tolerant digital I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than VDIO\_MIN (= V<sub>SS</sub>-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required.
- 4. I/O is configured as push-pull mode.

### 7 General

### 7.1 General characteristics

The device is fabricated in high-density, low-power CMOS with 5 V-tolerant TTL-compatible digital inputs, except 3.3 V for RESET, USB\_DP/USB\_DM pins. The term "5 V-tolerant" refers to the capability of an I/O pin, built on a 3.3 V-compatible process technology, to withstand a voltage up to 5.5 V without damaging the device.

5 V-tolerant I/O is desirable because many systems have a mixture of devices designed for 3.3 V and 5 V power supplies. In such systems, a bus may carry both 3.3 V- and 5 V-compatible I/O voltage levels . This 5 V-tolerant capability therefore offers the power savings of 3.3 V I/O levels combined with the ability to receive 5 V levels without damage.

Absolute maximum ratings in Table 6 are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

Unless otherwise stated, all specifications within this chapter apply to the temperature range specified in Table 6 over the following supply ranges:  $V_{SS}=V_{SSA}=0V$ ,  $V_{DD}=V_{DDA}=3.0V$  to 3.6V,  $CL \le 50$  pF,  $f_{OP}=100$ MHz.

#### **CAUTION**

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

#### 7.2 AC electrical characteristics

Tests are conducted using the input levels specified in the section "Voltage and current operating behaviors". Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured between the 10% and 90% points, as shown in Figure 7.




Figure 7. Input signal measurement references

Figure 8 shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- $\bullet$  Data Valid state, when a signal level has reached  $V_{OL}$  or  $V_{OH}$
- $\bullet$  Data Invalid state, when a signal level is in transition between  $V_{OL}$  and  $V_{OH}$




Figure 8. Signal states

# 7.3 Nonswitching electrical specifications

# 7.3.1 Voltage and current operating requirements

This section includes information about recommended operating conditions.

#### NOTE

Recommended  $V_{DD}$  ramp rate is monotonically and greater than 100  $\mu s$ .

Table 7. Recommended Operating Conditions (V<sub>REFLx</sub>=0V, V<sub>SSA</sub>=0V, V<sub>SS</sub>=0V)

Characteristic	Symbol	Notes <sup>1</sup>	Min	Тур	Max	Unit
Supply voltage	V <sub>DD</sub> , V <sub>DDA</sub>		2.7	3.3	3.6	V
ADC (Cyclic) Reference Voltage High	V <sub>REFHA</sub>				$V_{DDA}$	V
	V <sub>REFHB</sub>					
Voltage difference V <sub>DD</sub> to V <sub>DDA</sub>	ΔVDD		-0.2	0	0.2	V
Voltage difference V <sub>SS</sub> to V <sub>SSA</sub>	ΔVSS		-0.2	0	0.2	V
Input Voltage High (digital inputs)	V <sub>IH</sub>	Pin Group 1	0.7 x V <sub>DD</sub>		5.5	V
RESET Input Voltage High	V <sub>IH_RESET</sub>	Pin Group 2	0.7 x V <sub>DD</sub>	_	$V_{DD}$	V
Input Voltage Low (digital inputs)	V <sub>IL</sub>	Pin Groups 1, 2			0.3 x V <sub>DD</sub>	V
Oscillator Input Voltage High	V <sub>IHOSC</sub>	Pin Group 4	2.0		V <sub>DD</sub> + 0.3	V
XTAL driven by an external clock source						
Oscillator Input Voltage Low	V <sub>ILOSC</sub>	Pin Group 4	-0.3		0.8	V
Output Source Current High (at V <sub>OH</sub> min.)  • Programmed for low drive strength	I <sub>OH</sub>	Pin Group 1	_		-2	mA
Programmed for high drive strength		Pin Group 1	_		-9	
Output Source Current Low (at V <sub>OL</sub> max.) <sup>2, 3</sup> • Programmed for low drive strength	I <sub>OL</sub>	Pin Groups 1, 2	_		2	mA
Programmed for high drive strength		Pin Groups 1, 2	_		9	

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Total IO sink current and total IO source current are limited to 75 mA each
- 3. Contiguous pin DC injection current of regional limit—including sum of negative injection currents or sum of positive injection currents of 16 contiguous pins—is 25 mA.

# 7.3.2 LVD and POR operating requirements

Table 8. PMC Low-Voltage Detection (LVD) and Power-On Reset (POR) Parameters

Characteristic	Symbol	Min	Тур	Max	Unit
POR Assert Voltage <sup>1</sup>	POR		2.0		V
POR Release Voltage <sup>2</sup>	POR		2.7		V
LVI_2p7 Threshold Voltage			2.73 <sup>3</sup>	2.95	V
LVI_2p2 Threshold Voltage		2.02	2.23 <sup>3</sup>		V

- 1. During 3.3-volt V<sub>DD</sub> power supply ramp down
- 2. During 3.3-volt V<sub>DD</sub> power supply ramp up (gated by LVI\_2p7)
- 3. Value is based on the fact that the bandgap is trimmed.

# 7.3.3 Voltage and current operating behaviors

The following table provides information about power supply requirements and I/O pin characteristics.

Table 9. DC Electrical Characteristics at Recommended Operating Conditions

Characteristic	Symbol	Notes <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions
Output Voltage High	V <sub>OH</sub>	Pin Group 1	V <sub>DD</sub> - 0.5	_	_	V	I <sub>OH</sub> = I <sub>OHmax</sub>
Output Voltage Low	V <sub>OL</sub>	Pin Groups 1, 2		_	0.5	V	$I_{OL} = I_{OLmax}$
Digital Input Current High	I <sub>IH</sub>	Pin Group 1	_	0	+/- 2.5	μΑ	V <sub>IN</sub> = 2.4 V to 5.5 V
pull-up enabled or disabled		Pin Group 2					$V_{IN} = 2.4 \text{ V to } V_{DD}$
Comparator Input Current High	I <sub>IHC</sub>	Pin Group 3	_	0	+/- 2	μΑ	$V_{IN} = V_{DDA}$
Oscillator Input Current High	I <sub>IHOSC</sub>	Pin Group 3	_	0	+/- 2	μΑ	$V_{IN} = V_{DDA}$
Digital Input Current Low 2, 3	I <sub>IL</sub>	Pin Groups 1, 2	_	0	+/- 0.5	μΑ	$V_{IN} = 0V$
pull-up disabled							
Internal Pull-Up Resistance	R <sub>Pull-Up</sub>		20	_	50	kΩ	_
Internal Pull-Down Resistance	R <sub>Pull-Down</sub>		20	_	50	kΩ	_
Comparator Input Current Low	I <sub>ILC</sub>	Pin Group 3	_	0	+/- 2	μΑ	$V_{IN} = 0V$
Oscillator Input Current Low	I <sub>ILOSC</sub>	Pin Group 3	_	0	+/- 2	μΑ	$V_{IN} = 0V$
DAC Output Voltage Range	$V_{DAC}$	Pin Group 5	Typically V <sub>SSA</sub> + 40mV	_	Typically V <sub>DDA</sub> - 40mV	V	$R_{LD} = 3 \text{ k}\Omega \parallel C_{LD} = 400 \text{ pF}$

Table 9. DC Electrical Characteristics at Recommended Operating Conditions (continued)

Characteristic	Symbol	Notes <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions
Output Current <sup>2, 3</sup>	l <sub>OZ</sub>	Pin Groups	_	0	+/- 1	μΑ	_
High Impedance State		1, 2					
Schmitt Trigger Input Hysteresis	V <sub>HYS</sub>	Pin Groups 1, 2	$0.06 \times V_{DD}$	_	_	V	_

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC
- 2. See the following figure " $I_{IN}/I_{OZ}$  vs.  $V_{IN}$  (typical; pull-up & pull-down disabled) (design simulation)".
- 3. To minimize the excessive leakage ( > 1  $\mu$ A) current from digital pin, input signal should **NOT** stay between 1.1 V and 0.9  $\times$  V<sub>DD</sub> for prolonged time.




Figure 9. I<sub>IN</sub>/I<sub>OZ</sub> vs. V<sub>IN</sub> (typical; pull-up & pull-down disabled) (design simulation)

## 7.3.4 Power mode transition operating behaviors

Parameters listed are guaranteed by design.

#### **NOTE**

All address and data buses described here are internal.

Table 10. Reset, stop, wait, and interrupt timing

Characteristic	Symbol	Typical Min	Typical Max	Unit	See Figure
Minimum RESET Assertion Duration	t <sub>RA</sub>	16 <sup>1</sup>	_	ns	_
RESET deassertion to First Address Fetch	t <sub>RDA</sub>	865 x T <sub>OSC</sub> + 8 x T		ns	_
Delay from Interrupt Assertion to Fetch of first instruction (exiting Stop)	t <sub>IF</sub>	361.3	570.9	ns	_

1. If the  $\overline{\text{RESET}}$  pin filter is enabled by setting the RST\_FLT bit in the SIM\_CTRL register to 1, the minimum pulse assertion must be greater than 21 ns. Recommended a capacitor of up to 0.1  $\mu$ F on  $\overline{\text{RESET}}$ .

#### **NOTE**

In Table 10, T = system clock cycle and  $T_{OSC}$  = oscillator clock cycle. For an operating frequency of 100MHz, T=10 ns. At 4 MHz (used coming out of reset and stop modes), T=250 ns.

Table 11. Power mode transition behavior

Symbol	Description	Min	Max	Unit	Notes <sup>1</sup>
T <sub>POR</sub>	After a POR event, the amount of delay from when V <sub>DD</sub> reaches 2.7 V to when the first instruction executes (over the operating temperature range).	199	225	μs	
	STOP mode to RUN mode	6.79	7.27.31	μs	2
	LPS mode to LPRUN mode	240.9	551	μs	3
	VLPS mode to VLPRUN mode	1424	1459	μs	4
	WAIT mode to RUN mode	0.570	0.620	μs	5
	LPWAIT mode to LPRUN mode	237.2	554	μs	3
	VLPWAIT mode to VLPRUN mode	1413	1500	μs	4

<sup>1.</sup> Wakeup times are measured from GPIO toggle for wakeup till GPIO toggle at the wakeup interrupt subroutine from respective stop/wait mode.

<sup>2.</sup> Clock configuration: CPU clock=4 MHz. System clock source is 8 MHz IRC in normal mode.

<sup>3.</sup> CPU clock = 200 KHz and 8 MHz IRC on standby. Exit by an interrupt on PORTC GPIO.

<sup>4.</sup> Using 64 KHz external clock; CPU Clock = 32KHz. Exit by an interrupt on PortC GPIO.

<sup>5.</sup> Clock configuration: CPU and system clocks= 100 MHz. Bus Clock = 50 MHz. .Exit by interrupt on PORTC GPIO

# 7.3.5 Power consumption operating behaviors Table 12. Current Consumption (mA)

Mode	Maximum Frequency	Conditions <sup>1</sup>	3.3	cal at V, 25 C	at 3 105	mum .6 V,
			I <sub>DD</sub> <sup>1</sup>	I <sub>DDA</sub>	I <sub>DD</sub> <sup>1</sup>	I <sub>DDA</sub>
RUN	100 MHz	<ul> <li>100 MHz Core and Peripheral clock</li> <li>Regulators are in full regulation</li> <li>Internal Oscillator on</li> <li>PLL powered on</li> <li>Continuous MAC instructions with fetches from Program Flash</li> <li>All peripheral modules enabled.</li> <li>NanoEdge within eFlexPWM using 2× peripheral clock</li> <li>ADC/DAC (two 12-bit DACs and all 8-bit DACs) powered on and clocked</li> <li>Comparator powered on</li> </ul>	46.7	11.3	65.6	14.0
WAIT	100 MHz	<ul> <li>100 MHz Core and Peripheral clock</li> <li>Regulators are in full regulation</li> <li>Internal Oscillator on</li> <li>PLL powered on</li> <li>Processor Core in WAIT state</li> <li>All Peripheral modules enabled.</li> <li>NanoEdge within eFlexPWM using 2x peripheral clock</li> <li>ADC/DAC/Comparator powered off</li> </ul>	21.8		37.5	
STOP	4 MHz	<ul> <li>4 MHz Core and Peripheral clock</li> <li>Regulators are in full regulation</li> <li>Internal Oscillator on</li> <li>PLL powered off</li> <li>Processor Core in STOP state</li> <li>All peripheral module and core clocks are off</li> <li>ADC/DAC/Comparator powered off</li> </ul>	5.2	ı	20.0	
LPRUN	2 MHz	100 kHz Core and Peripheral clock from Relaxation Oscillator's (ROSC) low speed clock     48 MHz Internal Oscillator disabled     Regulators are in standby     PLL disabled     Repeat NOP instructions     All peripheral modules enabled, except NanoEdge and cyclic ADCs. Two 12-bit DACs and all 8-bit DACs enabled.     Simple loop with running from platform instruction buffer	1.1	5.2	15.0	7.0
LPWAIT	2 MHz	100 kHz Core and Peripheral clock from Relaxation Oscillator's (ROSC) low speed clock     48 MHz Internal Oscillator disabled     Regulators are in standby     PLL disabled     All peripheral modules enabled, except NanoEdge and cyclic ADCs. Two 12-bit DACs and all 8-bit DACs enabled.     Processor core in wait mode	1.1	5.2	15.0	7.0

Table 12. Current Consumption (mA) (continued)

Mode	Maximum Frequency	Conditions <sup>1</sup>	Typical at 3.3 V, 25 °C			Maximum at 3.6 V, 105 °C	
			I <sub>DD</sub> <sup>1</sup>	I <sub>DDA</sub>	I <sub>DD</sub> <sup>1</sup>	I <sub>DDA</sub>	
LPSTOP	2 MHz	<ul> <li>100 kHz Core and Peripheral clock from Relaxation Oscillator's (ROSC) low speed clock</li> <li>48 MHz Internal Oscillator disabled</li> <li>Regulators are in standby</li> <li>PLL disabled</li> <li>Only PITs and COP enabled; other peripheral modules disabled and clocks gated off</li> <li>Processor core in stop mode</li> </ul>	1.0		14.0		
VLPRUN	200 kHz	<ul> <li>32 kHz Core and Peripheral clock from a 64 kHz external clock source</li> <li>Oscillator in power down</li> <li>All ROSCs disabled</li> <li>Large regulator is in standby</li> <li>Small regulator is disabled</li> <li>PLL disabled</li> <li>Repeat NOP instructions</li> <li>All peripheral modules, except COP and EWM, disabled and clocks gated off</li> <li>Simple loop running from platform instruction buffer</li> </ul>	0.6		12.0		
VLPWAIT	200 kHz	32 kHz Core and Peripheral clock from a 64 kHz external clock source     Oscillator in power down     All ROSCs disabled     Large regulator is in standby     Small regulator is disabled     PLL disabled     All peripheral modules, except COP, disabled and clocks gated off     Processor core in wait mode	0.6		12.0		
VLPSTOP	200 kHz	32 kHz Core and Peripheral clock from a 64 kHz external clock source     Oscillator in power down     All ROSCs disabled     Large regulator is in standby.     Small regulator is disabled.     PLL disabled     All peripheral modules, except COP, disabled and clocks gated off     Processor core in stop mode	0.6	_	12.0	_	

<sup>1.</sup> No output switching, all ports configured as inputs, all inputs low, no DC loads.

# 7.3.6 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.nxp.com.
- 2. Perform a keyword search for "EMC design."

# 7.3.7 Capacitance attributes

Table 13. Capacitance attributes

Description	Symbol	Min.	Тур.	Max.	Unit
Input capacitance	C <sub>IN</sub>	_	10	_	pF
Output capacitance	C <sub>OUT</sub>	_	10	_	pF

# 7.4 Switching specifications

# 7.4.1 Device clock specifications

Table 14. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode		Э			
f <sub>SYSCLK</sub>	Device (system and core) clock frequency     using relaxation oscillator     using external clock source	0.001 0	100 100	MHz	
f <sub>BUS</sub>	Bus clock	_	100	MHz	

# 7.4.2 General switching timing

**Table 15. Switching timing** 

Symbol	Description	Min	Max	Unit	Notes
	GPIO pin interrupt pulse width <sup>1</sup> Synchronous path	1.5		IP Bus Clock Cycles	2
	Port rise and fall time (high drive strength), slew disabled, $2.7V \le V_{DD} \le 3.6V$	5.5	15.1	ns	3
	Port rise and fall time (high drive strength), slew enabled, $2.7V \le V_{DD} \le 3.6V$	1.5	6.8	ns	4
	Port rise and fall time (low drive strength), slew disabled, $2.7V \le V_{DD} \le 3.6V$	8.2	17.8	ns	3

Table 15. Switching timing (continued)

Symbol	Description	Min	Max	Unit	Notes
	Port rise and fall time (low drive strength), slew enabled, $2.7V \le V_{DD} \le 3.6V$	3.2	9.2	ns	4

- 1. Applies to a pin only when it is configured as GPIO and configured to cause an interrupt by appropriately programming GPIOn IPOLR and GPIOn IENR.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. 75 pF load
- 4. 15 pF load

## 7.5 Thermal specifications

### 7.5.1 Thermal operating requirements

Table 16. Thermal operating requirements

Symbol	Description	Grade	Min	Max	Unit
TJ	Die junction temperature	V	-40	125	°C
T <sub>A</sub>	Ambient temperature	V	-40	105	°C

#### 7.5.2 Thermal attributes

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To account for  $P_{I/O}$  in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  is very small.

See Thermal design considerations for more detail on thermal design considerations.

Board type	Symbol	Description	64 LQFP	100 LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance,	64	62	°C/W	,
		junction to ambient				

Board type	Symbol	Description	64 LQFP	100 LQFP	Unit	Notes
		(natural convection)				
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	46	49	°C/W	1,
Single-layer (1s)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	52	°C/W	1,2
Four-layer (2s2p)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	39	43	°C/W	1,2
_	$R_{\theta JB}$	Thermal resistance, junction to board	28	35	°C/W	
_	R <sub>0JC</sub>	Thermal resistance, junction to case	15	17	°C/W	
	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	3	3	°C/W	

<sup>1.</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

# 8 Peripheral operating requirements and behaviors

## 8.1 Core modules

<sup>2.</sup> Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)* with the board horizontal.

# 8.1.1 JTAG timing

Table 17. JTAG timing

Characteristic	Symbol	Min	Max	Unit	See Figure
TCK frequency of operation	f <sub>OP</sub>	DC	SYS_CLK/16	MHz	Figure 10
TCK clock pulse width	t <sub>PW</sub>	50	_	ns	Figure 10
TMS, TDI data set-up time	t <sub>DS</sub>	5	_	ns	Figure 11
TMS, TDI data hold time	t <sub>DH</sub>	5	_	ns	Figure 11
TCK low to TDO data valid	t <sub>DV</sub>	_	30	ns	Figure 11
TCK low to TDO tri-state	t <sub>TS</sub>	_	30	ns	Figure 11




Figure 10. Test clock input timing diagram




Figure 11. Test access port timing diagram

# 8.2 System modules

### 8.2.1 Voltage regulator specifications

The voltage regulator supplies approximately 1.2 V to the device's core logic. For proper operations, the voltage regulator requires a minimum external 2.2  $\mu$ F capacitor on each  $V_{CAP}$  pin with total capacitors on all  $V_{CAP}$  pins at a minimum of 4.4 $\mu$ F. Ceramic and tantalum capacitors tend to provide better performance tolerances. The output voltage can be measured directly on the  $V_{CAP}$  pin. The specifications for this regulator are shown in Table 18.

Table 18. Regulator 1.2 V parameters

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage <sup>1</sup>	V <sub>CAP</sub>	1.08	1.22	1.32	V
Short Circuit Current <sup>2</sup>	I <sub>SS</sub>	_	600	_	mA
Short Circuit Tolerance (V <sub>CAP</sub> shorted to ground)	T <sub>RSC</sub>	_	_	1	minute

- 1. Value is after trim
- 2. Guaranteed by design

Table 19. Bandgap electrical specifications

Characteristic	Symbol	Min	Тур	Max	Unit
Reference Voltage (after trim)	V <sub>REF</sub>	_	1.22 <sup>1</sup>	_	V

<sup>1.</sup> Typical value is trimmed at 25°C. There could be ±50 mV variation due to temperature change.

### 8.3 Clock modules

## 8.3.1 External clock operation timing

Parameters listed are guaranteed by design.

Table 20. External clock operation timing requirements

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation (external clock driver) <sup>1</sup>	f <sub>osc</sub>	_	_	50	MHz
Clock pulse width <sup>2</sup>	t <sub>PW</sub>	8			ns

Table 20. External clock operation timing requirements (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
External clock input rise time <sup>3</sup>	t <sub>rise</sub>	_	_	1	ns
External clock input fall time <sup>4</sup>	t <sub>fall</sub>	_	_	1	ns
Input high voltage overdrive by an external clock	V <sub>ih</sub>	0.7×V <sub>DD</sub>	_	_	V
Input low voltage overdrive by an external clock	V <sub>il</sub>	_	_	0.3×V <sub>DD</sub>	V

- 1. See the "External clock timing" figure for details on using the recommended connection of an external clock driver.
- 2. The chip may not function if the high or low pulse width is smaller than 6.25 ns.
- 3. External clock input rise time is measured from 10% to 90%.
- 4. External clock input fall time is measured from 90% to 10%.




Figure 12. External clock timing

### 8.3.2 Phase-Locked Loop timing

Table 21. Phase-Locked Loop timing

Characteristic	Symbol	Min	Тур	Max	Unit
PLL input reference frequency <sup>1</sup>	f <sub>ref</sub>	8	8	16	MHz
PLL output frequency <sup>2</sup>	f <sub>op</sub>	240	_	400	MHz
PLL lock time <sup>3</sup>	t <sub>plls</sub>	35.5		73.2	μs
Allowed Duty Cycle of input reference	t <sub>dc</sub>	40	50	60	%

- 1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8 MHz input.
- 2. The frequency of the core system clock cannot exceed 100 MHz. If the NanoEdge PWM is available, the PLL output must be set to 400 MHz.
- 3. This is the time required after the PLL is enabled to ensure reliable operation.

# 8.3.3 External crystal or resonator requirement

Table 22. Crystal or resonator requirement

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation	f <sub>xosc</sub>	4	8	16	MHz

### 8.3.4 200 kHz RC Oscillator Timing

Table 23. 200 kHz RC Oscillator Oscillator Electrical Specifications

Characteristic		Symbol	Min	Тур	Max	Unit
200 kHz Output Frequency <sup>1</sup>						
	T <sub>A</sub> : -40°C to 105°C		193	200	206	kHz
Stabilization Time	200 kHz output	t <sub>stab</sub>		10		μs
Output Duty Cycle			48	50	52	%

1. Frequency after factory trim

## 8.3.5 IRC48M specifications

Table 24. IRC48M specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	2.7	_	3.6	V	
I <sub>DD48M</sub>	Supply current	_	400	500	μA	
f <sub>irc48m</sub>	Internal reference frequency	_	48	_	MHz	
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency over temperature  • Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	1	± 0.5	± 1.0	%f <sub>irc48m</sub>	
Δf <sub>irc48m_cl</sub>	Closed loop total deviation of IRC48M frequency over voltage and temperature	_	_	± 0.1	%f <sub>host</sub>	1
J <sub>cyc_irc48m</sub>	Period Jitter (RMS)	_	35	150	ps	
t <sub>irc48mst</sub>	Startup time	_	2	3	μs	2

<sup>1.</sup> Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function (USB\_CLK\_RECOVER\_CTRL[CLOCK\_RECOVER\_EN]=1, USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1). Only applicable to devices/packages that contain USB.

## 8.4 Memories and memory interfaces

## 8.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

<sup>2.</sup> IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by setting:

<sup>•</sup> USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1

## 8.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 25. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm8</sub>	Program Phrase high-voltage time	_	7.5	18	μs	
t <sub>hversscr</sub>	Erase Flash Sector high-voltage time	_	13	113	ms	1
t <sub>hversblk128k</sub>	Erase Flash Block high-voltage time for 128 KB	_	104	904	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 8.4.1.2 Flash timing specifications — commands Table 26. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t <sub>rd1blk128k</sub>	128 KB program flash	_	_	1.0	ms	
t <sub>rd1sec2k</sub>	Read 1s Section execution time (2 KB flash)	_	_	75	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	95	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	40	μs	1
t <sub>pgm8</sub>	Program Phrase execution time	_	90	150	μs	
	Erase Flash Block execution time					2
t <sub>ersblk128k</sub>	128 KB program flash	_	110	925	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	15	115	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	2.6	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	30	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	90	_	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	225	1850	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1
t <sub>ersallu</sub>	Erase All Blocks Unsecure execution time	_	225	1850	ms	2
	Swap Control execution time					
t <sub>swapx01</sub>	control code 0x01	_	200	_	μs	
t <sub>swapx02</sub>	control code 0x02	_	90	150	μs	
t <sub>swapx04</sub>	control code 0x04	_	90	150	μs	
t <sub>swapx08</sub>	control code 0x08	_	_	30	μs	

<sup>1.</sup> Assumes 25MHz or greater flash clock frequency.

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

# 8.4.1.3 Flash high voltage current behaviors Table 27. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	3.5	7.5	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

# 8.4.1.4 Reliability specifications (Industrial) Table 28. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
	Program FI	ash	-	-		
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

# 8.5 Analog

# 8.5.1 12-bit Cyclic Analog-to-Digital Converter (ADC) Parameters Table 29. 12-bit ADC Electrical Specifications

Characteristic	Symbol	Min	Тур	Max	Unit		
Recommended Operating Conditions							
Supply Voltage <sup>1</sup>	VDDA	3	3.3	3.6	V		
VREFH (in external reference mode)	Vrefhx	VDDA-0.6		VDDA	V		
ADC Conversion Clock <sup>2</sup>	f <sub>ADCCLK</sub>	0.6		25	MHz		
Conversion Range <sup>3</sup>	R <sub>AD</sub>			V <sub>REFH</sub> – V <sub>REFL</sub>	V		
Fully Differential		- (V <sub>REFH</sub> - V <sub>REFL</sub> )		V <sub>REFH</sub>			
Single Ended/Unipolar		$V_{REFL}$					
Input Voltage Range (per input) <sup>4</sup> External Reference	V <sub>ADIN</sub>	V <sub>REFL</sub>		V <sub>REFH</sub>	V		

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T<sub>i</sub>  $\leq$  125 °C.

Table 29. 12-bit ADC Electrical Specifications (continued)

Characteristic	Symbol	Min	Тур	Max	Unit
Internal Reference		V <sub>SSA</sub>		$V_{DDA}$	
Timing and Power					
Conversion Time <sup>5</sup>	t <sub>ADC</sub>		8		ADC Clock Cycles
ADC Power-Up Time (from adc_pdn)	t <sub>ADPU</sub>		60		ADC Clock Cycles
ADC RUN Current (per ADC block)	I <sub>ADRUN</sub>		2.45		mA
ADC Powerdown Current (adc_pdn enabled)	I <sub>ADPWRDWN</sub>		0.1		μA
V <sub>REFH</sub> Current (in external mode)	I <sub>VREFH</sub>		190	225	μА
Accuracy (DC or Absolute)					
Integral non-Linearity <sup>6</sup>	INL		± 1.5	± 2.2	LSB <sup>7</sup>
Differential non-Linearity <sup>6</sup>	DNL		± 0.6	± 0.8	LSB <sup>7</sup>
Monotonicity			GUARANTI	EED	•
Offset <sup>8</sup>	V <sub>OFFSET</sub>		± 5		mV
Fully Differential			± 5		
Single Ended/Unipolar					
Gain Error	E <sub>GAIN</sub>		0.996 to 1.004	0.990 to 1.010	
AC Specifications <sup>9</sup>					
Signal to Noise Ratio	SNR		68		dB
Total Harmonic Distortion	THD		71		dB
Spurious Free Dynamic Range	SFDR		72		dB
Signal to Noise plus Distortion	SINAD		66		dB
Effective Number of Bits	ENOB		_		bits
Gain = 1x (Fully Differential)			10.7		
Gain = 2x (Fully Differential)			10.3		
Gain = 4x (Fully Differential)			9.9		
Gain = 1x (Single Ended/Unipolar)			10.2		
Gain = 2x (Single Ended/Unipolar)			10.0		
Gain = 4x (Single Ended/Unipolar)			9.7		
Variation across channels <sup>10</sup>			0.1		
ADC Inputs					
Input Leakage Current	I <sub>IN</sub>		1		nA
Temperature sensor slope	T <sub>SLOPE</sub>		-2.96		mV/°C
Temperature sensor voltage at 25 °C	V <sub>TEMP25</sub>		1.59		V
Disturbance					
Input Injection Current 11	I <sub>INJ</sub>			±3	mA

Table 29.	12-bit ADC	Electrical S	pecifications (	(continued)
-----------	------------	--------------	-----------------	-------------

Characteristic	Symbol	Min	Тур	Max	Unit
Channel to Channel Crosstalk <sup>12</sup>	ISOXTLK		-82		dB
Memory Crosstalk <sup>13</sup>	MEMXTLK		-71		dB
Input Capacitance	C <sub>ADI</sub>				pF
Sampling Capacitor			1.2		
• 1x mode			2.4		
• 2x mode			4.8		
4x mode					


- 1. The ADC functions up to VDDA = 2.7 V. When VDDA is below 3.0 V, ADC specifications are not guaranteed
- 2. ADC clock duty cycle is 45% ~ 55%
- 3. Conversion range is defined for x1 gain setting. For x2 and x4 the range is 1/2 and 1/4, respectively.
- 4. In unipolar mode, positive input must be ensured to be always greater than negative input.
- 5. First conversion takes 10 clock cycles.
- 6. INL/DNL is measured from  $V_{IN} = V_{REFL}$  to  $V_{IN} = V_{REFH}$  using Histogram method at x1 gain setting
- 7. Least Significant Bit = 0.806 mV at 3.3 V V<sub>DDA</sub>, x1 gain Setting
- 8. Offset measured at 2048 code
- 9. Measured converting a 1 kHz input full scale sine wave; the measurement mode is Gain = 1x (Fully Differential).
- 10. When code runs from internal RAM
- 11. The current that can be injected into or sourced from an unselected ADC input without affecting the performance of the ADC
- 12. Any off-channel with 50 kHz full-scale input to the channel being sampled with DC input (isolation crosstalk)
- 13. From a previously sampled channel with 50 kHz full-scale input to the channel being sampled with DC input (memory crosstalk).

## 8.5.1.1 Equivalent circuit for ADC inputs

The following figure shows the ADC input circuit during sample and hold. S1 and S2 are always opened/closed at non-overlapping phases, and both S1 and S2 are dependent on the ADC clock frequency. The following equation gives equivalent input impedance when the input is selected.

#### NOTE

Resistor=1200 ohm@gain1x, or 730 ohm@gain2x, or 500 ohm@gain4x



- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling = 1.8pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing = 2.04pF
- 3. S1 and S2 switch phases are non-overlapping and depend on the ADC clock frequency




Figure 13. Equivalent circuit for A/D loading

# 8.5.2 12-bit Digital-to-Analog Converter (DAC) parameters

#### **NOTE**

RLD =  $3 \text{ k}\Omega$  and CLD = 400 pF, unless otherwise specified.

Table 30. DAC parameters

Parameter	Conditions/Comments	Symbol	Min	Тур	Max	Unit
	DC Speci	ifications				
Resolution			12	12	12	bits
Settling time <sup>1</sup>	At output load		_	1		μs
	RLD = $3 \text{ k}\Omega$					
	CLD = 400 pF					
	Range of input digital words: 410 to 3891					

Table 30. DAC parameters (continued)

Parameter	Conditions/Comments	Symbol	Min	Тур	Max	Unit	
Power-up time	Time from release of PWRDWN signal until DACOUT signal is valid	t <sub>DAPU</sub>	_	_	11	μs	
	Accu	iracy					
Integral non-linearity	Range of input digital words:	INL	_	+/- 3	+/- 4	LSB	
	410 to 3891 (\$19A - \$F33)						
Differential non-	Range of input digital words:	DNL	_	+/- 0.8	+/- 0.9	LSB	
linearity	410 to 3891 (\$19A - \$F33)						
Monotonicity	> 6 sigma monotonicity,		guaranteed		_		
	< 3.4 ppm non-monotonicity						
Offset error	Range of input digital words:	$V_{OFFSET}$	_	+/- 25	+ /- 43	mV	
	410 to 3891 (\$19A - \$F33)						
Gain error	Range of input digital words: 410 to 3891 (\$19A - \$F33)	E <sub>GAIN</sub>	_	+/- 0.5	+/- 1.5	%	
	DAC	Output					
Output voltage range	Within 40 mV of either $V_{SSA}$ or $V_{DDA}$	V <sub>OUT</sub>	V <sub>SSA</sub> + 0.04 V	_	V <sub>DDA</sub> - 0.04 V	V	
AC Specifications							
Signal-to-noise ratio		SNR	_	80	_	dB	
Spurious free dynamic range		SFDR	_	-72	_	dB	
Effective number of bits		ENOB	_	10		bits	

<sup>1.</sup> When DAC output is fed to other internal peripherals, the settling time is much shorter.

# 8.5.3 CMP and 8-bit DAC electrical specifications

Table 31. Comparator and 8-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	3.0	_	3.6	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN=1, PMODE=1)	_	300	_	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	36	_	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub>	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis				
	• CR0[HYSTCTR] = 00 <sup>1</sup>	_	5	13	mV
	• CR0[HYSTCTR] = 01 <sup>2</sup>	_	25	48	mV

Table 31. Comparator and 8-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
	• CR0[HYSTCTR] = 10 <sup>2</sup>		55	105	mV
	• CR0[HYSTCTR] = 11 <sup>2</sup>	_	80	148	mV
$V_{CMPOh}$	Output high	V <sub>DD</sub> – 0.5	_	_	V
$V_{CMPOI}$	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1) <sup>3</sup>	_	25	70	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0) <sup>3</sup>	_	60	200	ns
	Analog comparator initialization delay <sup>4</sup>	_	40	_	μs
I <sub>DAC8b</sub>	8-bit DAC current adder (enabled)	_	7	_	μA
V <sub>reference</sub>	8-bit DAC reference inputs, Vin1 and Vin2 There are two reference input options selectable (via VRSEL control bit). The reference options must fall within this range.	_	V <sub>DD</sub>	_	V
INL	8-bit DAC integral non-linearity	-1	_	1	LSB <sup>5</sup>
DNL	8-bit DAC differential non-linearity	-1	_	1	LSB

- 1. Measured with input voltage range limited to 0 to  $V_{\text{DD}}$
- 2. Measured with input voltage range limited to 0.7≤Vin≤V<sub>DD</sub>-0.8
- 3. Input voltage range:  $0.1V_{DD} \le Vin \le 0.9V_{DD}$ , step =  $\pm 100mV$ , across all temperature. Does not include PCB and PAD delay.
- 4. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 5.  $1 LSB = V_{reference}/256$




Figure 14. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3 \text{ V}$ , PMODE = 0)




Figure 15. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3 \text{ V}$ , PMODE = 1)

#### 8.6 PWMs and timers

# 8.6.1 Enhanced NanoEdge PWM characteristics Table 32. NanoEdge PWM timing parameters

Characteristic	Symbol	Min	Тур	Max	Unit
PWM clock frequency			100		MHz
NanoEdge Placement (NEP) Step Size <sup>1, 2</sup>	pwmp		312		ps
Delay for fault input activating to PWM output deactivated		1		33	ns
Power-up Time <sup>3</sup>	t <sub>pu</sub>		25		μs
Resolution of Deadtime			312		ps

- 1. Reference IPbus clock of 100 MHz in NanoEdge Placement mode.
- 2. Temperature and voltage variations do not affect NanoEdge Placement step size.
- 3. Powerdown to NanoEdge mode transition.


# 8.6.2 Quad Timer timing

Parameters listed are guaranteed by design.

Table	33.	Timer	timing
IUDIO	00.		9

Characteristic	Symbol	Min <sup>1</sup>	Max	Unit	See Figure
Timer input period	P <sub>IN</sub>	2T + 6	_	ns	Figure 16
Timer input high/low period	P <sub>INHL</sub>	1T + 3	_	ns	Figure 16
Timer output period	P <sub>OUT</sub>	20	_	ns	Figure 16
Timer output high/low period	P <sub>OUTHL</sub>	10	_	ns	Figure 16

1. T = clock cycle. For 100 MHz operation, T = 10 ns.






Figure 16. Timer timing

# 8.7 Communication interfaces

# 8.7.1 Queued Serial Peripheral Interface (SPI) timing

Parameters listed are guaranteed by design.

Table 34. SPI timing

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time	t <sub>C</sub>	35	_	ns	Figure 17
Master		35	_	ns	Figure 18
Slave				-	Figure 19
					Figure 20
Enable lead time	t <sub>ELD</sub>	_	_	ns	Figure 20
Master		17.5	_	ns	
Slave					
Enable lag time	t <sub>ELG</sub>	_	_	ns	Figure 20
Master					

Table 34. SPI timing (continued)

Characteristic	Symbol	Min	Max	Unit	See Figure
Slave		17.5	_	ns	
Clock (SCK) high time	t <sub>CH</sub>	16.6	_	ns	Figure 17
Master		16.6	_	ns	Figure 18
Slave					Figure 19
					Figure 20
Clock (SCK) low time	t <sub>CL</sub>	16.6	_	ns	Figure 20
Master		16.6	_	ns	
Slave					
Data set-up time required for inputs	t <sub>DS</sub>	16.5	_	ns	Figure 17
Master		1	_	ns	Figure 18
Slave		-			Figure 19
					Figure 20
Data hold time required for inputs	t <sub>DH</sub>	1	_	ns	Figure 17
Master		3	_	ns	Figure 18
Slave		-			Figure 19
					Figure 20
Access time (time to data active	t <sub>A</sub>	5	_	ns	Figure 20
from high-impedance state)					
Slave					Figure 00
Disable time (hold time to high- impedance state)	t <sub>D</sub>	5	_	ns	Figure 20
Slave					
Data valid for outputs	t <sub>DV</sub>		5	no	Figure 17
Master		_		ns	Figure 18
Slave (after enable edge)		_	15	ns	Figure 19
					Figure 20
Data invalid	t <sub>DI</sub>	0	_	ns	Figure 17
Master		0		ns	Figure 18
Slave		U	_	119	Figure 19
					Figure 20
Rise time	t <sub>R</sub>		1	ns	Figure 17
Master			1		Figure 18
Slave		_	'	ns	Figure 19
					Figure 20
Fall time	t <sub>F</sub>		1	ns	Figure 17
Master		_	1	ns	Figure 18
Slave		_	'	113	Figure 19

Table 34. SPI timing

Characteristic	Symbol	Min	Max	Unit	See Figure
					Figure 20




Figure 17. SPI master timing (CPHA = 0)




Figure 18. SPI master timing (CPHA = 1)




Figure 19. SPI slave timing (CPHA = 0)




Figure 20. SPI slave timing (CPHA = 1)

## 8.7.2 Queued Serial Communication Interface (SCI) timing

Parameters listed are guaranteed by design.

Table 35. SCI timing

Characteristic	Symbol	Min	Max	Unit	See Figure
Baud rate <sup>1</sup>	BR	_	(f <sub>MAX</sub> /16)	Mbit/s	_
RXD pulse width	RXD <sub>PW</sub>	0.965/BR	1.04/BR	μs	Figure 21
TXD pulse width	TXD <sub>PW</sub>	0.965/BR	1.04/BR	μs	Figure 22
	LIN	Slave Mode			
Deviation of slave node clock from nominal clock rate before synchronization	F <sub>TOL_UNSYNC</sub>	-14	14	%	_
Deviation of slave node clock relative to the master node clock after synchronization	F <sub>TOL_SYNCH</sub>	-2	2	%	_
Minimum break character length	T <sub>BREAK</sub>	13	_	Master node bit periods	_
		11	_	Slave node bit periods	_

<sup>1.</sup> f<sub>MAX</sub> is the frequency of operation of the SCI clock in MHz, which can be selected as the bus clock (max.200 MHz depending on part number) or 2x bus clock (max. 200 MHz) for the devices.




Figure 22. TXD pulse width

## 8.7.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing

Table 36. I <sup>2</sup>C timing

Characteristic	Symbol	Symbol Standard Mode			Fast Mode		
		Minimum	Maximum	Minimum	Maximum		
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400	kHz	
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs	
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.3	_	μs	
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs	
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs	
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	01	3.45 <sup>2</sup>	03	0.9 <sup>1</sup>	μs	
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>4</sup>	_	100 <sup>2, 5</sup>	_	ns	
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>5</sup> ,	300	ns	
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>5</sup> ,	300	ns	
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs	
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs	
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns	

- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and
  SCL lines.
- 2. The maximum t<sub>HD</sub>; DAT must be met only if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.
- 3. Input signal Slew = 10 ns and Output Load = 50 pF.
- 4. Set-up time in slave-transmitter mode is 1 IP Bus clock period, if the TX FIFO is empty.
- 5. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax}$

+ t<sub>SU; DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.

6. C<sub>b</sub> = total capacitance of the one bus line in pF.




Figure 23. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

### 8.7.4 FlexCAN switching specifications

See the "General switching timing" section.

## 9 Design Considerations

## 9.1 Thermal design considerations

An estimate of the chip junction temperature  $(T_J)$  can be obtained from the equation:

$$T_{,T} = T_{\Delta} + (R_{\Theta,T\Delta} \times P_{D})$$

where

 $T_A$  = Ambient temperature for the package (°C)

 $R_{\Theta JA}$  = Junction-to-ambient thermal resistance (°C/W)

 $P_D$  = Power dissipation in the package (W).

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single-layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which T<sub>J</sub> value is closer to the application depends on the power dissipated by other components on the board.

- The T<sub>J</sub> value obtained on a single layer board is appropriate for a tightly packed printed circuit board.
- The T<sub>J</sub> value obtained on a board with the internal planes is usually appropriate if the board has low-power dissipation and if the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CA}$$

where

 $R_{\Theta JA}$  = Package junction-to-ambient thermal resistance (°C/W)

 $R_{\Theta IC}$  = Package junction-to-case thermal resistance (°C/W)

 $R_{\Theta CA}$  = Package case-to-ambient thermal resistance (°C/W).

 $R_{\Theta JC}$  is device related and cannot be adjusted. You control the thermal environment to change the case to ambient thermal resistance,  $R_{\Theta CA}$ . For instance, you can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the thermal characterization parameter  $(\Psi_{JT})$  can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$\mathrm{T_{J}} = \mathrm{T_{T}} + (\Psi_{\mathrm{JT}} \times \mathrm{P_{D}})$$

where

 $T_T$  = Thermocouple temperature on top of package (°C/W)

 $\Psi_{JT}$  = hermal characterization parameter (°C/W)

 $P_D$  = Power dissipation in package (W).

The thermal characterization parameter is measured per JESD51–2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

To determine the junction temperature of the device in the application when heat sinks are used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

## 9.2 Electrical design considerations

#### **CAUTION**

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct operation of the device:

- Provide a low-impedance path from the board power supply to each  $V_{DD}$  pin on the device and from the board ground to each  $V_{SS}$  (GND) pin.
- The minimum bypass requirement is to place 0.01–0.1  $\mu F$  capacitors positioned as near as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the  $V_{DD}/V_{SS}$  pairs, including  $V_{DDA}/V_{SSA}$ . Ceramic and tantalum capacitors tend to provide better tolerances.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V<sub>DD</sub> and V<sub>SS</sub> (GND) pins are as short as possible.
- Bypass the  $V_{DD}$  and  $V_{SS}$  with approximately 100  $\mu F$ , plus the number of 0.1  $\mu F$  ceramic capacitors.
- PCB trace lengths should be minimal for high-frequency signals.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V<sub>DD</sub> and V<sub>SS</sub> circuits.
- Take special care to minimize noise levels on the  $V_{REF}$ ,  $V_{DDA}$ , and  $V_{SSA}$  pins.

- Using separate power planes for  $V_{DD}$  and  $V_{DDA}$  and separate ground planes for  $V_{SS}$  and  $V_{SSA}$  are recommended. Connect the separate analog and digital power and ground planes as near as possible to power supply outputs. If an analog circuit and digital circuit are powered by the same power supply, then connect a small inductor or ferrite bead in serial with  $V_{DDA}$ . Traces of  $V_{SS}$  and  $V_{SSA}$  should be shorted together.
- Physically separate analog components from noisy digital components by ground planes. Do not place an analog trace in parallel with digital traces. Place an analog ground trace around an analog signal trace to isolate it from digital traces.
- Because the flash memory is programmed through the JTAG/EOnCE port, SPI, SCI, or I<sup>2</sup>C, the designer should provide an interface to this port if in-circuit flash programming is desired.
- If desired, connect an external RC circuit to the  $\overline{RESET}$  pin. The resistor value should be in the range of 4.7 k $\Omega$ -10 k $\Omega$ ; the capacitor value should be in the range of 0.1  $\mu$ F-4.7  $\mu$ F.
- Configuring the RESET pin to GPIO output in normal operation in a high-noise environment may help to improve the performance of noise transient immunity.
- Add a 2.2 kΩ external pullup on the TMS pin of the JTAG port to keep EOnCE in a reset state during normal operation if JTAG converter is not present.
   Furthermore, configure TMS, TDI, TDO and TCK to GPIO if operation environment is very noisy.
- During reset and after reset but before I/O initialization, all the GPIO pins are at tri-state.
- To eliminate PCB trace impedance effect, each ADC input should have a no less than 33 pF  $10\Omega$  RC filter.

## 9.3 Power-on Reset design considerations

# 9.3.1 Improper power-up sequence between VDD/VSS and VDDA/ VSSA:

It is recommended that VDD be kept within 100 mV of VDDA at all times, including power ramp-up and ramp-down. Failure to keep VDD within 100 mV of VDDA may cause a leakage current through the substrate, between the VDD and VDDA pad cells. This leakage current could prevent operation of the device after it powers up. The voltage difference between VDD and VDDA must be limited to below 0.3 V at all times, to avoid permanent damage to the part (See Table 6). Also see Table 7.

## 9.3.2 Heavy capacitive load on power supply output:

In some applications, the low cost DC/DC converter may not regulate the output voltage well before it reaches the regulation point, which is roughly around 2.7V. However, the device might exit power-on reset at around 2.3V. If the initialization code enables the PLL to run the DSC at full speed right after reset, then the high current will be pulled by DSC from the supply, which can cause the supply voltage to drop below the operation voltage; see the captured graph (Figure 24). This can cause the DSC fail to start up.




Figure 24. Supply Voltage Drop

A recommended initialization sequence during power-up is:

- 1. After POR is released, run a few hundred NOP instructions from the internal relaxation oscillator; this gives time for the supply voltage to stabilize.
- 2. Configure the peripherals (except the ADC) to the desired settings; the ADC should stay in low power mode.
- 3. Power up the PLL.
- 4. After the PLL locks, switch the clock from PLL prescale to postscale.
- 5. Configure the ADC.

## 10 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **nxp.com** and perform a keyword search for the drawing's document number:

Drawing for package	Document number to be used		
64-pin LQFP	98ASS23234W		
100-pin LQFP	98ASS23308W		

# 11 Revision history

The following table provides a revision history for this document.

Table 37. Revision history

Rev.	Date	Substantial Changes
0	07/2020	Initial release

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, UMEMS, elQ, Immersiv3D, EdgeLock, and EdgeScale are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2020 NXP B.V.

Document Number MWCT2XX3ADS Revision 0, 07/2020

