


### FEATURES

- Direct interfacing to logic level ICs
- Direct interfacing to low power gate drive circuits and microcontrollers
- High blocking voltage capability
- Planar passivated for voltage ruggedness and reliability
- Triggering in all four quadrants
- Very sensitive gate


### APPLICATIONS

- General purpose bi-directional switching and phase control application.
- Air conditioner indoor fan control
- General purpose motor control
- General purpose switching



Package	Pin assignment		
	1	2	3
TO-92	T1	G	T2
SOT-223	T1	T2	G
SOT-89	T1	T2	G
SOT-23	T1	G	T2

### SYMBOL:



### ABSOLUTE


### MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Repetitive Peak Off-State Voltages	$V_{DRM}, V_{RRM}$	600	V
RMS on-State Current	$I_{T(RMS)}$	1	A
Non-Repetitive Peak On-State Current	$I_{TSM}$	16	A
$I^2t$ for fusing	$I^2t$	1.28	A <sup>2</sup> s
Repetitive rate of rise of on-state current after triggering	$diT/dt$	I	50
		II	50
		III	50
		IV	10
Peak gate current	$I_{GM}$	2	A
Peak Gate Voltage	$V_{GM}$	5	V
Peak Gate Power	$P_{GM}$	5	W
Average Gate Power	$P_{G(AV)}$	0.5	W
Operating junction temperature	$T_J$	+125	°C
Storage Temperature	$T_{STG}$	-40 ~ +150	°C


### ELECTRICAL CHARACTERISTICS (T<sub>J</sub>=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Peak Repetitive Forward or Reverse Blocking Current	I <sub>DRM</sub> I <sub>RRM</sub>	V <sub>AK</sub> = Rated V <sub>DRM</sub> or V <sub>RRM</sub> ;		0.5	mA
Gate Trigger Current	I <sub>GT</sub>	V <sub>D</sub> =12V, R <sub>L</sub> =100Ω	I	5.0	mA
			II	5.0	
			III	5.0	
			IV	10	
Gate Trigger Voltage	V <sub>GT</sub>	V <sub>D</sub> =12V, I <sub>T</sub> =100mA		1.5	V
Peak Forward On-State Voltage	V <sub>TM</sub>	I <sub>T</sub> =2.0A		1.5	V
Latch Current	I <sub>L</sub>	V <sub>D</sub> =12V I <sub>G</sub> =0.1A,	I	5.0	mA
			II	8.0	
			III	5.0	
			IV	5.0	
Holding Current	I <sub>H</sub>	V <sub>D</sub> =12V, I <sub>G</sub> =0.1A		5	mA
Gate Non-Trigger Voltage	V <sub>GD</sub>	V <sub>D</sub> =V <sub>DRM</sub>	0.2		V
Critical Rate of Rise of Off-State Voltage	dV/dt	V <sub>D</sub> =67%V <sub>DRM</sub> , R <sub>GK</sub> =1kΩ	5		V/μs


### ELECTRICAL CHARACTERISTIC CURVE




Maximum Permissible Non-Repetitive Peak On-State Current vs. Number of Cycles, for Sinusoidal Currents




Maximum Permissible RMS Current  $I_{T(RMS)}$  vs. Lead Temperature




Maximum Permissible Repetitive RMS on-state Current vs. Surge Duration, for Sinusoidal Currents,  $f=50Hz$ ;  $T_{lead} \leq 51^{\circ}C$




Normalised Gate Trigger Voltage vs. Junction Temperature




Normalised Gate Trigger Current vs. Junction Temperature




Normalised Latching Current vs. Junction Temperature




Normalised Holding Current vs. Junction Temperature



Typical and Maximum On-State Characteristic



Transient Thermal Impedance vs. Pulse Width



Typical Critical Rate of Rise of off-state Voltage vs. Junction Temperature

