Compact 2-Phase Synchronous Buck Controller with Integrated Gate Drivers and PWM VID Interface

The NCP81278D/T, a general-purpose two-phase synchronous buck controller, integrates gate drivers and PWM VID interface in a QFN20 package and provides a compact-footprint power management solution for new generation computing processors. It has a programmable power save interface (PSI) and is able to operate in 1-phase diode emulation mode to obtain high efficiency in light-load condition. Operating in high switching frequency up to 800 kHz allows employing small size inductors and capacitors. The part is able to support all-ceramic-capacitor applications.

Features

- 3.6 V to 24 V Input Voltage Range
- Output Voltage up to 2.0 V with PWM VID Interface
- Differential Output Voltage Sense
- Integrated Gate Drivers
- 200 kHz ~ 800 kHz Switching Frequency
- Power Saving Interface (PSI)
- Support both 3.3 V and 1.8 V VID
- Power Good Output
- Programmable Cycle-by-Cycle Current Limit
- Over Voltage Protection
- Fast Under Voltage Protection
- Slow Under Voltage Protection (NCP81278T Only)
- Thermal Shutdown Protection
- QFN20, 3x3 mm, 0.4 mm Pitch Package

Typical Applications

- GPU and CPU Power
- Graphics Card Applications
- Desktop and Notebook Applications



ON Semiconductor®

www.onsemi.com



QFN20 CASE 485BC

MARKING DIAGRAM

O NCP81 278x ALYW•

NCP81278x = Specific Device Code


= D or T

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]		
NCP81278DMNTXG,	QFN20	4,000 /		
NCP81278TMNTXG	(Pb-Free)	Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Typical Application Circuit with PWM-VID Interface




Figure 2. Typical Application Circuit without PWM-VID Interface




Figure 3. Functional Block Diagram

PIN DESCRIPTION

Pin	Name	Туре	Description		
1	BST1	Analog Power	Bootstrap 1. Provides bootstrap voltage for the high–side gate drive of phase 1. A 0.1 μ F ~ 1 μ F ceramic capacitor is required from this pin to PH1 (pin 20).		
2	HG1	Analog Output	High-Side Gate 1. Directly connected with the gate of the high-side power MOSFET of phase 1.		
3	EN	Logic Input	Enable. Logic high enables the device and logic low makes the device in standby mode.		
4	PSI	Logic Input	Power Saving Interface. Logic high enables 2–phase CCM operation, mid–level enables 1–phase CCM operation, and logic low enables 1–phase auto CCM/DCM operation.		
5	VID	Logic Input	Voltage ID. Voltage ID input from processor.		
6	VIDBUF	Analog Output	Voltage ID Buffer. VID PWM pulse output from an internal buffer.		
7	REFIN	Analog Input	Reference Input. Reference voltage input for output voltage regulation. The pin is connected to a non–inverting input of internal error amplifier.		
8	VREF	Analog Output	Output Reference Voltage. Precise 2 V reference voltage output. A 10 nF ceramic capacitor is required from this pin to GND.		
9	FS	Analog Input	Frequency Selection. A resistor from this pin to ground programs switching frequency.		
10	FBRTN	Analog Input	Voltage Feedback Return Input. An inverting input of internal error amplifier.		
11	FB	Analog Input	Feedback. An inverting input of internal error amplifier.		
12	COMP/ILMT	Analog Output	Compensation / ILMT. Output pin of error amplifier. A resistor may be applied between this pin and GND to program OCP threshold.		
13	PGOOD	Logic Output	Power GOOD. Open–drain output. Provides a logic high valid power good output signal, indicating the regulator's output is in regulation window.		
14	HG2	Analog Output	High-Side Gate 2. Connected with the gate of the high-side power MOSFET in phase 2.		
15	BST2	Analog Power	Bootstrap 2. Provides bootstrap voltage for the high–side gate drive of phase 2. A 0.1 μ F ~ 1 μ F ceramic capacitor is required from this pin to PH2 (pin 16).		
16	PH2	Analog Input	Phase Node 2. Connected to interconnection between high-side MOSFET and low-side MOSFET in phase 2.		
17	LG2	Analog Output	Low-Side Gate 2. Connected with the gate of the low-side power MOSFET in phase 2.		
18	PVCC	Analog Power	Voltage Supply of Controller and Gate Driver. Power supply input pin of control circuit and internal gate drivers. A 4.7 μ F or larger ceramic capacitor bypasses this input to ground. This capacitor should be placed as close as possible to this pin.		
19	LG1	Analog Output	Low-Side Gate 1. Connected with the gate of the low-side power MOSFET in phase 1.		
20	PH1	Analog Input	Phase Node 1. Connected to interconnection between high-side MOSFET and low-side MOSFET in phase 1.		
21	THERM/GND	Analog Ground	Thermal Pad and Ground. Common ground of internal control circuits and gate drivers. Must be connected to the system ground.		

MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit	
PH to GND	V _{PH}	-2 -8 (<100 ns)	30	V	
Supply Voltage PVCC to GND	V _{PVCC}	-0.3	6.5	V	
BST to GND	V _{BST_GND}	-0.3	35	V	
BST to PH	V _{BST_PH}	-0.3	6.5	V	
HG to PH	V_{HG}	-0.3 -2 (<200 ns)	BST+0.3	V	
LG to GND	V_{LG}	-0.3 -2 (<200 ns)	MIN (PVCC+0.3, 6.5)	V	
FBRTN to GND	V_{FBRTN}	-0.3	0.3	V	
Other Pins to GND		-0.3	MIN (VCC+0.3, 6.5)	V	
Latch-up Current (Note 2)	I _{LU}	-100	100	mA	
Operating Junction Temperature Range (Notes 3 and 4)	TJ	-40	125	°C	
Operating Ambient Temperature Range	T _A	-40	125	°C	
Storage Temperature Range	T _{STG}	-40	150	°C	
Thermal Resistance Junction to Top Case (Note 5)	R_{\PsiJC}		5	°C/W	
Thermal Resistance Junction to Board (Note 5)	R_{\PsiJB}	4		°C/W	
Thermal Resistance Junction to Ambient (Note 4)	$R_{\theta JA}$	40		°C/W	
Power Dissipation (Note 6)	P _D		2.5	W	
Moisture Sensitivity Level (Note 7)	MSL		1	-	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. This device is ESD sensitive. Handling precautions are needed to avoid damage or performance degradation.
- 2. Latch up Current per JEDEC standard: JESD78 class II.

- Zeach up Current per SEBEC standard. SESP76 class in.
 The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.
 JEDEC standard JESD 51–7 (1S2P Direct–Attach Method) with 0 LFM.
 JEDEC standard JESD 51–7 (1S2P Direct–Attach Method) with 0 LFM. It is for checking junction temperature using external measurement.
 The maximum power dissipation (PD) is dependent on input voltage, maximum output current and external components selected. Tambient
- = 25°C, T_{junc_max} = 125°C, P_D = (T_{junc_max}-T_{_amb})/Theta JA.

 7. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

ELECTRICAL CHARACTERISTICS ($V_{IN} = 12 \text{ V}, V_{PVCC} = 5 \text{ V}, V_{REFIN} = 1.0 \text{ V}, V_{PSI} = 1.8 \text{ V}, \text{typical values are referenced to } T_A = T_J = 25^{\circ}\text{C}, \text{ Min and Max values are referenced to } T_A = T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}. \text{ unless other noted.})$

Characteristics	referenced to $T_A = T_J = -40$ °C to 125°C. un Test Conditions		Symbol	Min	Тур	Max	Units
SUPPLY VOLTAGE				L			
VIN Supply Voltage Range	(Note 8)		V _{IN}	3.6	12	24	V
PVCC Supply Voltage Range	(Note 8)		V _{PCC}	4.5	5	5.5	V
PVCC Under-Voltage (UVLO) Threshold	PVCC falling		V _{CCUV} -	4.0	4.11	4.2	V
PVCC OK Threshold	PVCC rising		V _{CCOK}	4.2	4.31	4.4	V
SUPPLY CURRENT			000.1				1
PVCC Quiescent Current	EN high, no switching	PS0	I _{CC}	_	4.6	7.5	mA
		PS1		_	4.65	7.5	1
		PS2	_	_	4.59	7.5	1
PVCC Shutdown Current	EN low	1	I _{sdPCC}	_	12	50	μΑ
SWITCHING FREQUENCY SETTING	<u> </u>		501 CC		1		,
PS0 Switching Frequency Range	(Note 8)		F _{SW}	200		800	kHz
FS Voltage	$R_{FS} = 39.2 \text{ k}\Omega$		V _{FS}		2.0		V
VOLTAGE REFERENCE			1 10	<u> </u>			<u> </u>
VREF Reference Voltage	I _{REF} = 1 mA		V_{VREF}	1.98	2.0	2.02	V
PWM MODULATION			****	I.			
Minimum On Time	(Note 8)		T _{on_min}		50		ns
Minimum Off Time	(Note 8)		T _{off_min}		250		ns
VOLTAGE ERROR AMPLIFIER	1 .						
Open-Loop DC Gain	(Note 8)		GAIN _{EA}		80		dB
Unity Gain Bandwidth	(Note 8)		GBW _{EA}		20		MHz
Slew Rate	(Note 8)		SR _{COMP}		20		V/μs
COMP Voltage Swing	I _{COMP} (source) = 2 mA		$V_{maxCOMP}$	3.1	3.4	-	V
	I _{COMP} (sink) = 2 mA		V _{minCOMP}	_	0.95	1.10	V
FB, REFIN Bias Current	$V_{FB} = V_{REFIN} = 1.0 \text{ V}$		I _{FB}	-400		400	nA
Input Offset Voltage	$V_{OSEA} = V_{REFIN} - V_{FB}$ (Note 8) $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to $125^{\circ}C$		V _{osEA}	-0.65 -11		0.65 6.5	mV
REFIN Discharge Switch ON–Resistance	I _{REFIN} (sink) = 2 mA				7.0		Ω
CURRENT-SENSE AMPLIFIER			•				•
Closed-Loop DC Gain			GAIN _{CA}		-4.9		V/V
-3 dB Gain Bandwidth	(Note 8)		BW _{CA}		10		MHz
Input Offset Voltage	$V_{osCS} = V_{PH} - V_{GND}$ (Note 8)		V _{osCS}	-500	-	500	μV
ENABLE			•		•		
EN High Logic Level			V _{highEN}	1.5	_	-	V
EN Low Logic Level			V _{lowEN}	-	_	0.7	V
EN Hysteresis	1		V _{hysEN}		350		mV
EN Input Bias Current	External 1 K pull-up to 1.8 V		I _{biasEN}	_	_	1.0	μΑ
POWER SAVE INPUT							
High Logic Level	PS0: 2-Phase CCM Mode		V _{highPSI}	1.5			V
Mid Logic Level	PS1: 1-Phase CCM Mode		V _{midPSI}	0.6		1.2	V
Low Logic Level	PS2: 1-Phase Auto CC	M/DCM Mode	V _{lowPSI}			0.3	V
Internal Pull High Resistance	PSI to internal 2.0 V				105		kΩ

^{8.} Guaranteed by design, not tested in production.

ELECTRICAL CHARACTERISTICS (V_{IN} = 12 V, V_{PVCC} = 5 V, V_{REFIN} = 1.0 V, V_{PSI} = 1.8 V, typical values are referenced to T_A = T_J = 25°C, Min and Max values are referenced to T_A = T_J = -40°C to 125°C. unless other noted.)

Characteristics	Test Conditions	Symbol	Min	Тур	Max	Units
POWER SAVE INPUT				•	•	•
Internal Pull Low Resistance	PSI to GND			86		kΩ
SOFT START and PGOOD				•		•
Vout Startup Delay	From EN to Vout Start up (Note 8)			289		μs
Vout Startup Slew Rate	(Note 8)			0.643		V/ms
PGOOD Startup Delay	From EN to PGOOD assertion			1.85		ms
PGOOD Shutdown Delay	From EN to PGOOD de-assertion			125		ns
PGOOD Low Voltage	I _{PGOOD} = 4 mA (sink)	V _{IPGOOD}	-	-	0.3	V
PGOOD Leakage Current	PGOOD = 5 V	I _{lkgPGOOD}	_	_	1.0	μΑ
PROTECTION						
Source Current of OCP Programming	Source out COMP pin	I _{ILMT}	9.5	10	10.5	μΑ
Minimum Programming Voltage in COMP	$R_{COMP} = 5 \text{ k}\Omega$			50		mV
Maximum Programming Voltage in COMP	$R_{COMP} = 80 \text{ k}\Omega$			800		mV
Programming Voltage Resolution in COMP				10		mV
OCP Programming Gain	V _{COMP} / (V _{GND} – V _{PH})			4.9		V/V
Fast Under Voltage Protection (FUVP) Threshold	Voltage from FB to GND		0.15	0.2	0.25	V
Fast Under Voltage Protection (FUVP) Delay	(Note 8)			1.0		μs
Slow Under Voltage Protection (SUVP) Threshold	Voltage from COMP to GND (NCP81278T Only)			3.0		V
Slow Under Voltage Protection (SUVP) Delay	(Note 8) (NCP81278T Only)			50		μs
Over Voltage Protection (OVP) Threshold	Voltage from FB to GND		1.85	2.0	2.15	V
Over Voltage Protection (OVP) Delay	(Note 8)			1.0		μS
Over Temperature Protection (OTP) Threshold	(Note 8)	T _{sd}	140	150		°C
Recovery Temperature Threshold	(Note 8)	T _{rec}		125		°C
Over Temperature Protection (OTP) Delay	(Note 8)			125		ns
OUTPUT DISCHARGE						
Output Discharge Resistance per Phase	Measured from PHx to GND when EN is low (Note 8)	R _{dischrg}		5		kΩ
PWM-VID BUFFER		•		•		•
Input High Logic Level		$V_{highVID}$	1.5			V
Input Mid Logic Level		V_{midVID}	0.6		1.2	V
Input Low Logic Level		V _{lowVID}			0.3	V
Internal Pull High Resistance in VID Pin	VID to internal 2.0 V			105		kΩ
Internal Pull Low Resistance in VID Pin	VID to GND			86		kΩ
3-State Shut-Off Time		T _{D_HOLD}		350		ns
Buffer Output Rise Time		T _r		3		ns
Buffer Output Fall Time		T _f		3		ns

^{8.} Guaranteed by design, not tested in production.

ELECTRICAL CHARACTERISTICS (V_{IN} = 12 V, V_{PVCC} = 5 V, V_{REFIN} = 1.0 V, V_{PSI} = 1.8 V, typical values are referenced to T_A = T_J = 25°C, Min and Max values are referenced to T_A = T_J = -40°C to 125°C. unless other noted.)

Characteristics	Test Conditions	Symbol	Min	Тур	Max	Units
PWM-VID BUFFER						
Propagation Delay	$T_{pd} = T_{pHL} = T_{pLH}$	T _{pd}		8		ns
INTERNAL HIGH-SIDE GATE DRIVE						
Pull-High Drive ON Resistance	$V_{BST} - V_{PH} = 5 \text{ V}, I_{HG} = 50 \text{ mA (source)}$	R _{DRV_HH}	_	2.5	_	Ω
Pull-Low Drive ON Resistance	$V_{BST} - V_{PH} = 5 \text{ V}, I_{HG} = 50 \text{ mA (sink)}$	R _{DRV_HL}	_	1.0	_	Ω
HG Propagation Delay Time	From LG off to HG on	T_{pdHG}		27		ns
INTERNAL LOW-SIDE GATE DRIVE						
Pull-High Drive ON Resistance	$V_{PVCC} - V_{GND} = 5 \text{ V}, I_{LG} = 50 \text{ mA}$ (source)	R _{DRV_LH}	-	1.5	-	Ω
Pull-Low Drive ON Resistance	$V_{PVCC} - V_{GND} = 5 \text{ V}, I_{LG} = 50 \text{ mA (sink)}$	R _{DRV_LL}	_	0.6	_	Ω
LG Propagation Delay Time	From HG off to LG on	T _{pdLG}		26		ns
BOOTSTRAP						
On Resistance of Rectifier Switch	V _{PVCC} = 5 V, Id = 2 mA, T _A = 25°C	R _{BST}	30	50	75	Ω
Rectifier Switch Leakage Current	V _{PVCC} = 5 V, EN = 0 V	I _{lkgBST}	_	_	3	μΑ

^{8.} Guaranteed by design, not tested in production.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

DETAILED DESCRIPTION

General

The NCP81278D/T, a 2-phase synchronous buck controller, integrates gate drivers and PWM VID interface in a QFN-20 package and provides a compact-footprint power management solution for new generation computing processors. It receives power save input (PSI) from processors and operates in 1-phase diode emulation mode to obtain high efficiency in light-load condition. Operating in high switching frequency up to 800 kHz allows employing small size inductors and capacitors. Introduction of multi-phase current-mode RPM control results in fast transient response and good dynamic current balance. It is able to support all-ceramic-capacitor applications.

Operation Modes

The NCP81278D/T has total 3 power operation modes responding to PSI levels as shown in Table 1. The operation modes can be changed on the fly between two modes in an allowed mode–change combination. There are only two allowed mode–change combinations, which is either a combination of PS0 and PS2 or a combination of PS1 and PS2. In 1–phase operation, no switching in phase 2.

Table 1. POWER SAVING INTERFACE (PSI) CONFIGURATIONS

PSI Level	Power Mode	Phase Configuration
High	PS0	2-Phase, CCM
Middle	PS1	1-Phase, CCM
Low	PS2	1-Phase, Auto CCM/DCM

The NCP81278D/T is also able to support pure single–phase applications without a need to stuff components for phase 2. In this configuration, the four pins including BST2, HG2, LG2, and PH2 can be float, but make sure the voltage at PSI pin is never in high level.

Remote Voltage Sense

A high performance and high input impedance differential error amplifier, as shown in Figure 4, provides an accurate sense for the output voltage of the regulator. The output voltage and FBRTN inputs should be connected to the

regulator's output voltage sense points via a Kelvin-sense pair. The output voltage sense signal goes through a compensation network and into the inverting input (FB pin) of the error amplifier. The non-inverting input of the error amplifier is connected to the reference input (REFIN pin).




Figure 4. Differential Error Amplifier

PWM VID

The NCP81278D/T receives a PWMVID signal at VID pin for the output voltage regulation. Figure 5 shows the PWMVID dynamic voltage control circuit diagram. The VID signal is decoded internally and passed to the VID buffer output (VIDBUF), where the duty cycle is converted to a corresponding PWM signal switching between 0 V and 2 V. The VIDBUF high level is derived from a precise 2.0 V reference voltage VREF. The VIDBUF signal is then filtered through an external low-pass filter constructed by R VIDBUF and C REFIN. The filtered output is connected to REFIN pin. REFIN is the voltage reference of the output voltage regulator. The dynamic range of the circuit is determined by the external resistor network. The resistor network and capacitor C REFIN function as a filter for the PWMVID signal, and will affect ripple voltage and transition slew rate in REFIN signal.




Figure 5. PWM VID Interface

Switching Frequency

Switching frequency is programmed by a resistor RFS applied from the FS pin to ground. The typical frequency range is from 200 KHz to 800 kHz. The FS pin provides approximately 2 V out and the source current is mirrored into the internal ramp generator.

To reduce output ripple in 1-phase operation, the switching frequency in 1-phase CCM operation is set to be higher than 2-phase CCM operation.

Figure 6 shows a measurement based on a typical application under condition of Vin = 20 V, Vout = 0.8 V,

Iout = 10 A for 1-phase operation and Iout = 20 A for 2-phase operation. It can be also found that the lower Rdson of the low-side MOSFETs the smaller frequency difference between 2-phase mode and 1-phase mode.

The switching frequency is also sensitive to PCB layout especially in grounding. The exposed pad of the NCP81278D/T must be directly connected to the ground planes through multiple vias underneath.




Figure 6. Switching Frequency Programmed by Resistor R_{FS} at FS Pin

Soft Start

The NCP81278D/T has a soft start function. The output starts to ramp up following a system reset period after the device is enabled. The device is able to start up smoothly under an output pre-biased condition without discharging the output before ramping up.

REFIN Discharge

An internal switch in REFIN pin starts to short REFIN to GND just after EN is pulled high and it turns off just before the beginning of the soft start. The typical on resistance of the switch is $7.0 \ \Omega$.

Output Discharge in Shut Down

The NCP81278D/T has an output discharge function when the device is in shutdown mode. The resistors (5 k Ω per phase) from PH node to GND in both phases are active to discharge the output capacitors.

Over Current Protection (OCP)

The NCP81278D/T protects converters from over current. The current through each phase is monitored by voltage sensing from phase node PHx to GND pin. The sense signal is compared to a programmed voltage threshold V_{thOC} . Once over load happens, the inductor current is limited to an average current per phase, which can be estimated by

$$I_{LMT(phase)} = \frac{10}{4.9 \cdot R_{DS(phase)}} + \frac{V_O \cdot (V_{IN} - V_O)}{2 \cdot V_{IN} \cdot L \cdot F_{SW}} \quad \text{(eq. 1)}$$

where $R_{DS(phase)}$ is a total on conduction resistance of low–side MOSFETs per phase, and R_{COMP} is the resistance of the OCP programming resistor connected from the COMP pin to ground. Normally, a continuous over load event leads to a voltage drop in the output voltage and possible to eventually trip under voltage protection.

The detection of OCP programming is done during the 289 µs startup delay time ahead of soft start. To assure accurate resistance detection, the total capacitance from COMP pin to FB pin should be less than 330 pF.

Under Voltage Protection (UVP)

There are two under voltage protections implemented in the NCP81278T, which are fast under voltage protection and slow under voltage protection.

Fast under voltage protection (FUVP) protects converters in case of an extreme short circuit in output by monitoring FB voltage. Once FB voltage drops below 0.2 V for more than 1 µs, the NCP81278T latches off, both the high–side MOSFETs and the low–side MOSFETs in all phases are turned off. The fault remains set until the system has either VCC or EN toggled state. The FUVP function is disabled in soft start.

Slow under voltage protection (SUVP) of the NCP81278T is based on voltage detection at COMP pin. In normal operation, COMP level is below 2.5 V. When the output voltage drops below REFIN voltage for long time and COMP rises to be over 3 V, an internal UV fault timer will be triggered. If the fault still exists after 50 μ s, the NCP81278T latches off, both the high–side MOSFETs and the low–side MOSFETs in all phases are turned off. The fault remains set until the system has either VCC or EN toggled state.

The NCP81278D has the same fast under voltage protection (FUVP) as the NCP81278T, but no slow under voltage protection (SUVP).

Over Voltage Protection (OVP)

Over voltage protection of the NCP81278D/T is based on voltage detection at FB pin. Once FB voltage is over 2 V for more than 1 μ s, all the high–side MOSFETs are turned off and all the low–side MOSFETs are latched on. The NCP81278D/T latches off until the system has either VCC or EN has toggled state.

Thermal Shutdown (TSD)

The NCP81278D/T has a thermal shutdown protection to protect the device from overheating when the die temperature exceeds 150°C. Once the thermal protection is triggered, the fault state can be ended by re–applying VCC and/or EN if the temperature drops down below 125°C.

LAYOUT GUIDELINES

Electrical Layout Considerations

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction.

- Power Paths: Use wide and short traces for power paths to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement.
- Power Supply Decoupling: The power MOSFET
 bridges should be well decoupled by input capacitors
 and input loop area should be as small as possible to
 reduce parasitic inductance, input voltage spike, and
 noise emission. Place decoupling caps as close as
 possible to the controller PVCC pin.
- Output Decoupling: The output capacitors should be as close as possible to the load like a GPU. If the load is distributed, the capacitors should also be distributed and generally placed in greater proportion where the load is more dynamic.
- Switching Nodes: Switching nodes between HS and LS MOSFETs should be copper pours to carry high current and dissipate heat, but compact because they are also noise sources.
- Gate Drive: All the gate drive traces such as HGx, LGx, PHx, and BSTx should be short, straight as possible, and not too thin. The bootstrap cap and an option resistor need to be very close and directly connected between BSTx pin and PHx pin.
- Ground: It would be good to have more ground planes.
 Ground planes are isolation between noisy power traces and all the sensitive control circuits. Directly connect the exposed pad (GND pin) to ground planes through multiple vias underneath.
- Voltage Sense: Use Kelvin sense pair and arrange a "quiet" path for the differential output voltage sense.


- Current Sense: The NCP81278D/T senses phase currents by monitoring voltages from phase nodes PHx to the common ground GND pin. Ground planes should be well underneath PHx trances. To get better current balance between the two phases, try to make a layout as symmetrical as possible and balance the current flow in ground planes for the two phases.
- Compensation Network: The compensation network should be close to the controller. Keep FB trace short to minimize their capacitance to ground planes.
- PWM VID Circuit: The PWM VID is a high slew–rate digital signal from GPU to the controller. The trace routing of it should be done to avoid noise coupling from the switching node and to avoid coupling to other sensitive analog circuit as well. The RC network of the PWM VID circuit needs to be close to the controller. A 10 nF ceramic cap is connected from VREF pin to GND plane, and another small ceramic cap is connected from REFIN pin to GND plane.

Thermal Layout Considerations

Good thermal layout helps high power dissipation from a small-form factor VR with reduced temperature rise.

- The exposed pads of the controller and power MOSFETs must be well soldered on the board.
- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More vias are welcome to be underneath the exposed pads and surrounding the power devices to connect the inner ground layers to reduce thermal resistances.
- Use large area copper pour to help thermal conduction and radiation.
- Try distributing multiple heat sources to reduce temperature rise in hot spots.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON S

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative