

2-Mbit (256 K × 8) Serial (SPI) F-RAM

Serial (SPI), 256 K × 8, 33 MHz, extended industrial

Features

- 2-Mbit ferroelectric random access memory (F-RAM) logically organized as 256 K × 8
 - High-endurance 10 trillion (10¹⁴) read/writes
 - 121-year data retention (See the **Data retention and endurance** table)
 - No delay writes
 - Advanced high-reliability ferroelectric process
- Very fast SPI
 - Up to 33 MHz frequency
 - Direct hardware replacement for serial flash and EEPROM
 - Supports SPI mode 0 (0, 0) and mode 3 (1, 1)
- Sophisticated write protection scheme
 - Hardware protection using the Write Protect (WP) pin
 - Software protection using Write Disable instruction
 - Software block protection for 1/4, 1/2, or entire array
- Device ID
 - Manufacturer ID and Product ID
- Low power consumption
 - 3.0 mA active current at 33 MHz
 - 400 μA standby current
 - 12 μA Sleep mode current
- Low-voltage operation: V_{DD} = 2.0 V to 3.6 V
- Extended temperature: -40°C to +105°C
- 8-pin thin dual flat no leads (DFN) package
- Restriction of hazardous substances (RoHS) compliant

Functional description

The FM25V20A is a 2-Mbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 121 years while eliminating the complexities, overhead, and system level reliability problems caused by serial flash, EEPROM, and other nonvolatile memories.

Unlike serial flash and EEPROM, the FM25V20A performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. The FM25V20A is capable of supporting 10^{14} read/write cycles, or 10 million times more write cycles than EEPROM.

These capabilities make the FM25V20A ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of serial flash or EEPROM can cause data loss.

The FM25V20A provides substantial benefits to users of serial EEPROM or flash as a hardware drop-in replacement. The FM25V20A uses the high-speed SPI bus, which enhances the high-speed write capability of F-RAM technology. The device incorporates a read-only Device ID that allows the host to determine the manufacturer, product density, and product revision. The device specifications are guaranteed over an extended temperature range of -40°C to +105°C.



Logic block diagram

Logic block diagram




Figure 1 Logic block diagram



Table of contents

Table of contents

Features	
Functional description	1
Logic block diagram	
Table of contents	
1 Pinout	
2 Pin definition	
3 Functional overview	6
3.1 Memory architecture	
3.2 Serial peripheral interface - SPI Bus	6
3.3 SPI overview	
3.3.1 SPI master	6
3.3.2 SPI slave	6
3.3.3 Chip Select (CS)	. 7
3.3.4 Serial Clock (SCK)	.
3.3.5 Data Transmission (SI/SO)	
3.3.6 Most significant bit (MSB)	
3.3.7 Serial opcode	
3.3.8 Invalid opcode	
3.3.9 Status register	
3.4 SPI modes	9
3.5 Power up to first access	10
3.6 Command structure	10
3.7 WREN - Set write enable latch	
3.8 WRDI - Reset write enable latch	
4 Status register and write protection	
4.1 RDSR - Read status register	13
4.2 WRSR - Write status register	
5 Memory operation	
5.1 Write operation	
5.2 Read operation	
5.3 Fast read operation	
5.4 Sleep mode	
5.5 Device ID	
5.6 Endurance	
6 Maximum ratings	
7 Operating range	
8 DC electrical characteristics	
9 Data retention and endurance	
10 Capacitance	
11 Thermal resistance	
12 AC test conditions	
13 AC switching characteristics	
14 Power cycle timing	
15 Ordering information	
15.1 Ordering code definition	
16 Package diagrams	
17 Acronyms18 Document conventions	
18.1 Units of measure	
Revision history	
NEVISION MISLUI V	



Pinout

1 Pinout




Figure 2 8-pin DFN pinout



Pin definition

2 Pin definition

Table 1 Pin definition

Pin name	I/O type	Description
CS	Input	Chip Select . This active LOW input activates the device. When HIGH, the device enters low-power standby mode, ignores other inputs, and the output is tristated. When LOW, the device internally activates the SCK signal. A falling edge on CS must occur before every opcode.
SCK	Input	Serial Clock . All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may be any value between 0 and 33 MHz and may be interrupted at any time.
SI ^[1]	Input	Serial Input . All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications.
SO ^[1]	Output	Serial Output . This is the data output pin. It is driven during a read and remains tristated at all other times. Data transitions are driven on the falling edge of the serial clock.
WP	Input	Write Protect . This active LOW pin prevents write operation to the status register when WPEN is set to '1'. This is critical because other write protection features are controlled through the status register. A complete explanation of write protection is provided on Status register and write protection . This pin must be tied to V _{DD} if not used.
DNU	Do not use	Do not use . This pin must be tied to V _{DD} .
V _{SS}	Power supply	Ground for the device. Must be connected to the ground of the system.
V _{DD}	Power supply	Power supply input to the device.
EXPOSED PAD	No connect	The EXPOSED PAD on the bottom of 8-pin DFN package is not connected to the die. The EXPOSED PAD should not be soldered on the PCB.

Note

1. SI may be connected to SO for a single pin data interface.

Functional overview



3 Functional overview

The FM25V20A is a serial F-RAM memory. The memory array is logically organized as 262,144 × 8 bits and is accessed using an industry standard SPI bus. The functional operation of the F-RAM is similar to serial flash and serial EEPROMs. The major difference between the FM25V20A and a serial flash or EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

3.1 Memory architecture

When accessing the FM25V20A, the user addresses 256K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an opcode, and a three-byte address. The upper 6 bits of the address range are 'don't care' values. The complete address of 18 bits specifies each byte address uniquely.

Most functions of the FM25V20A are either controlled by the SPI interface or are handled by on-board circuitry. The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike a serial flash or EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

3.2 Serial peripheral interface - SPI Bus

The FM25V20A is a SPI slave device and operates at speeds up to 33 MHz. This high-speed serial bus provides high-performance serial communication to a SPI master. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25V20A operates in SPI mode 0 and 3.

3.3 SPI overview

The SPI is a four-pin interface with Chip Select (CS), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

The SPI is a synchronous serial interface, which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on the SPI bus is activated using the CS pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. This device supports SPI modes 0 and 3. In both of these modes, data is clocked into the F-RAM on the rising edge of SCK starting from the first rising edge after CS goes active.

The SPI proto<u>col</u> is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After CS is activated, the first byte transfer<u>red</u> from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The CS must go inactive after an operation is complete and before a new opcode can be issued. The commonly used terms in the SPI protocol are as follows:

3.3.1 SPI master

The SPI master device controls the operations on a SPI bus. An SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the CS pin. All of the operations must be initiated by the master activating a slave device by pulling the CS pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

3.3.2 SPI slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. An SPI slave never initiates a communication on the SPI bus and acts only on the instruction from the master.

The FM25V20A operates as an SPI slave and may share the SPI bus with other SPI slave devices.

2-Mbit (256 K × 8) Serial (SPI) F-RAM

Serial (SPI), 256 K × 8, 33 MHz, extended industrial



3.3.3 Chip Select (CS)

Functional overview

To select any slave device, the master needs to pull down the corresponding CS pin. Any instruction can be issued to a slave device only while the $\overline{\text{CS}}$ pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note: A new instruction must begin with the falling edge of CS. Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK) 3.3.4

The Serial Clock is generated by the SPI master and the communication is synchronized with this clock after CS goes LOW.

The FM25V20A enables SPI modes 0 and 3 for data communication. In both of these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of a SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

3.3.5 **Data Transmission (SI/SO)**

The SPI data bus consists of two lines, SI and SO, for serial data communication. SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

The FM25V20A has two separate pins for SI and SO, which can be connected with the master as shown in Figure 3.

For a microcontroller that has no dedicated SPI bus, a general-purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (HIGH) the \overline{WP} pin. Figure 4 shows such a configuration, which uses only three pins.

Most significant bit (MSB) 3.3.6

The SPI protocol requires that the first bit to be transmitted is the most significant bit (MSB). This is valid for both address and data transmission.

The 2Mbit serial F-RAM requires a 3-byte address for any read or write operation. Because the address is only 18 bits, the first six bits which are fed in are ignored by the device. Although these 6 bits are 'don't care', Infineon recommends that these bits be set to 0s to enable seamless transition to higher memory densities.

3.3.7 Serial opcode

After the slave device is selected with $\overline{\text{CS}}$ going LOW, the first byte received is treated as the opcode for the intended operation. FM25V20A uses the standard opcodes for memory accesses.

Invalid opcode 3.3.8

If an invalid opcode is received, the opcode is ignored and the device ignores any additional serial data on the SI pin until the next falling edge of CS, and the SO pin remains tristated.

3.3.9 Status register

FM25V20A has an 8-bit status register. The bits in the status register are used to configure the device. These bits are described in Table 4.

infineon

Functional overview




Figure 3 System configuration with SPI port




Figure 4 System configuration without SPI port

infineon

Functional overview

3.4 SPI modes

FM25V20A may be driven by a microcontroller with its SPI peripheral running in either of the following two modes:

- SPI mode 0 (CPOL = 0, CPHA = 0)
- SPI mode 3 (CPOL = 1, CPHA = 1)

<u>For</u> both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after CS goes active. If the clock starts from a HIGH state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK. The two SPI modes are shown in **Figure 5** and **Figure 6**. The status of the clock when the bus master is not transferring data is:

- SCK remains at 0 for mode 0
- SCK remains at 1 for mode 3

The device detects the SPI mode from the status of the SCK pin when the device is selected by bringing the $\overline{\text{CS}}$ pin LOW. If the SCK pin is LOW when the device is selected, SPI mode 0 is assumed and if the SCK pin is HIGH, it works in SPI mode 3.




Figure 5 SPI mode 0




Figure 6 SPI mode 3

infineon

Functional overview

3.5 Power up to first access

The FM25V20A is not accessible for a t_{PU} time after power-up. Users must comply with the timing parameter t_{PU} , which is the minimum time from V_{DD} (min) to the first \overline{CS} LOW.

3.6 Command structure

There are nine commands, called opcodes, that can be issued by the bus master to the FM25V20A. They are listed in **Table 2**. These opcodes control the functions performed by the memory.

Table 2 Opcode commands

Name	Description	Opcode
WREN	Set write enable latch	0000 0110b
WRDI	Reset write enable latch	0000 0100b
RDSR	Read status register	0000 0101b
WRSR	Write status register	0000 0001b
READ	Read memory data	0000 0011b
FSTRD	Fast read memory data	0000 1011b
WRITE	Write memory data	0000 0010b
SLEEP	Enter Sleep mode	1011 1001b
RDID	Read device ID	1001 1111b

3.7 WREN - Set write enable latch

The FM25V20A will power up with writes disabled. The WREN command must be issued before any write operation. Sending the WREN opcode allows the user to issue subsequent opcodes for write operations. These include writing the status register (WRSR) and writing the memory (WRITE).

Sending the WREN opcode causes the internal write enable latch to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL = 1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no effect on the state of this bit - only the WREN opcode can set this bit. The WEL bit will be automatically cleared on the rising edge of CS following a WRDI, a WRSR, or a WRITE operation. This prevents further writes to the status register or the F-RAM array without another WREN command. Figure 7 illustrates the WREN command bus configuration.




Figure 7 WREN bus configuration

infineon

Functional overview

3.8 WRDI - Reset write enable latch

The WRDI command disables all write activity by clearing the write enable latch. The user can verify that writes are disabled by reading the WEL bit in the status register and verifying that WEL is equal to '0'. **Figure 8** illustrates the WRDI command bus configuration.




Figure 8 WRDI bus configuration



Status register and write protection

4 Status register and write protection

The write protection features of the FM25V20A are multi-tiered and are enabled through the status register. The status register is organized as follows. (The default value shipped from the factory for bit 0, WEL, BP0, BP1, bits 4–5, WPEN is '0', and for bit 6 is '1').

Table 3 Status register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN (0)	X (1)	X (0)	X (0)	BP1 (0)	BP0 (0)	WEL (0)	X (0)

Table 4	Status register bit definition
---------	--------------------------------

Bit	Definition	Description
Bit 0	Don't care	This bit is non-writable and always returns '0' upon read.
Bit 1 (WEL)	Write enable	WEL indicates if the device is write enabled. This bit defaults to '0' (disabled) on power-up. WEL = 1> Write enabled WEL = 0> Write disabled
Bit 2 (BP0)	Block protect bit '0'	Used for block protection. For details, see Table 5 .
Bit 3 (BP1)	BlockpProtect bit '1'	Used for block protection. For details, see Table 5 .
Bit 4-5	Don't care	These bits are non-writable and always return '0' upon read.
Bit 6	Don't care	This bit is non-writable and always returns '1' upon read.
Bit 7 (WPEN)	Write protect enable bit	Used to enable the function of write protect pin (WP). For details, see Table 6 .

Bits 0 and 4-5 are fixed at '0' and bit 6 is fixed at '1'; none of these bits can be modified. Note that bit 0 ("Ready or Write in progress" bit in serial flash and EEPROM) is unnecessary, as the F-RAM writes in real-time and is never busy, so it reads out as a '0'. An exception to this is when the device is waking up from Sleep mode, which is described in **Sleep mode**. The BP1 and BP0 control the software write-protection features and are nonvolatile bits. The WEL flag indicates the state of the write enable latch. Attempting to directly write the WEL bit in the status register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in **Table 5**.

Table 5 Block memory write protection

BP1	BP0	Protected address range
0	0	None
0	1	30000h to 3FFFFh (upper 1/4)
1	0	20000h to 3FFFFh (upper 1/2)
1	1	00000h to 3FFFFh (all)

The BP1 and BP0 bits and the write enable latch are the only mechanisms that protect the memory from writes. The remaining write protection features protect inadvertent changes to the block protect bits.

The write protect enable bit (WPEN) in the status register controls the effect of the hardware write protect (\overline{WP}) pin. When the WPEN bit is set to '0', the status of the \overline{WP} pin is ignored. When the WPEN bit is set to '1', a LOW on



Status register and write protection

the $\overline{\text{WP}}$ pin inhibits a write to the status register. Thus the status register is write-protected only when WPEN = 1 and WP = 0.

Table 6 summarizes the write protection conditions.

WEL	WPEN	WP	Protected blocks	Unprotected blocks	Status register
0	X	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

4.1 RDSR - Read status register

The RDSR command allows the bus master to verify the contents of the status register. Reading the status register provides information about the current state of the write-protection features. Following the RDSR opcode, the FM25V20A will return one byte with the contents of the status register.

4.2 WRSR - Write status register

The WRSR command allows the SPI bus master to write into the status register and change the write protect configuration by setting the WPEN, BPO and BP1 bits as required. Before issuing a WRSR command, the WP pin must be HIGH or inactive. Note that on the FM25V20A, WP only prevents writing to the status register, not the memory array. Before sending the WRSR command, the user must send a WREN command to enable writes. Executing a WRSR command is a write operation and therefore, clears the write enable latch.




Figure 9 RDSR bus configuration




Figure 10 WRSR bus configuration (WREN not shown)

infineon

Memory operation

5 Memory operation

The SPI interface, which is capable of a high clock frequency, highlights the fast write capability of the F-RAM technology. Unlike serial flash and EEPROMs, the FM25V20A can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

5.1 Write operation

All writes to the memory begin with a WREN opcode with \overline{CS} being asserted and deasserted. The next opcode is WRITE. The WRITE opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first data byte to be written into the memory. The upper six bits of the three-byte address are ignored. Subsequent bytes are data bytes, which are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and keeps \overline{CS} LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is written MSB first. The rising edge of \overline{CS} terminates a write operation. A write operation is shown in **Figure 11**.

Note: When a burst write reaches a protected block address, the automatic address increment stops and all the subsequent data bytes received for write will be ignored by the device.

EEPROMs use page buffers to increase their write throughput. This compensates for the technology's inherently slow write operations. F-RAM memories do not have page buffers because each byte is written to the F-RAM array immediately after it is clocked in (after the eighth clock). This allows any number of bytes to be written without page buffer delays.

Note: If the power is lost in the middle of the write operation, only the last completed byte will be written.

5.2 Read operation

After the falling edge of \overline{CS} , the bus master can issue a READ opcode. Following the READ command is a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation. The upper six bits of the address are ignored. After the opcode and address are issued, the device drives out the read data on the next eight clocks. The SI input is ignored during read data bytes. Subsequent bytes are data bytes, which are read out sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks and \overline{CS} is LOW. If the last address of 3FFFFh is reached, the counter will roll over to 00000h. Data is read MSB first. The rising edge of \overline{CS} terminates a read operation and tristates the SO pin. A read operation is shown in Figure 12.

infineon

Memory operation

5.3 Fast read operation

The FM25V20A supports a FAST READ opcode (0Bh) that is provided for code compatibility with serial flash devices. The FAST READ opcode is followed by a three-byte address containing the 18-bit address (A17-A0) of the first byte of the read operation and then a dummy byte. The dummy byte inserts a read latency of 8-clock cycle. The fast read operation is otherwise the same as an ordinary read operation except that it requires an additional dummy byte. After receiving opcode, address, and a dummy byte, the FM25V20A starts driving its SO line with data bytes, with MSB first, and continues transmitting as long as the device is selected and the clock is available. In case of bulk read, the internal address counter is incremented automatically, and after the last address 3FFFFh is reached, the counter rolls over to 00000h. When the device is driving data on its SO line, any transition on its SI line is ignored. The rising edge of CS terminates a fast read operation and tristates the SO pin. A fast read operation is shown in Figure 13.




Figure 11 Memory write (WREN not shown) operation




Figure 12 Memory read operation




Figure 13 Fast read operation

infineon

Memory operation

5.4 Sleep mode

A low-power Sleep mode is implemented on the FM25V20A device. The device will enter the low-power state when the SLEEP opcode B9h is clocked-in and a rising edge of \overline{CS} is applied. When in Sleep mode, the SCK and SI pins are ignored and SO will be HI-Z, but the device continues to monitor the \overline{CS} pin. On the next falling edge of \overline{CS} , the device will return to normal operation within t_{REC} time. The SO pin remains in a HI-Z state during the wakeup period. The device does not necessarily respond to an opcode within the wakeup period. To start the wakeup procedure, the controller may send a "dummy" read, for example, and wait the remaining t_{REC} time.




Figure 14 Sleep mode operation

5.5 Device ID

The FM25V20A device can be interrogated for its manufacturer, product identification, and die revision. The RDID opcode 9Fh allows the user to read the manufacturer ID and product ID, both of which are read-only bytes. The JEDEC-assigned manufacturer ID places the Infineon (Ramtron) identifier in bank 7; therefore, there are six bytes of the continuation code 7Fh followed by the single byte C2h. There are two bytes of product ID, which includes a family code, a density code, a sub code, and the product revision code.

Table 7 Device II	Table 7		Devic	e IL	J
-------------------	---------	--	-------	------	---

	Device ID description						
Device ID (9 bytes)	71-16 (56 bits)	15-13 (3 bits)	12-8 (5 bits)	7-6 (2 bits)	5-3 (3 bits)	2-0 (3 bits)	
(9 bytes)	Manufactures ID	Product ID					
	Manufacturer ID	Family	Density	Sub	Rev	Rsvd	
7F7F7F7F7F7FC22548h	01111111011111110111111 10111111110111111	001	00101	01	001	000	




Figure 15 Read device ID



Memory operation

5.6 Endurance

The FM25V20A devices are capable of being accessed at least 10^{14} times, reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis for each access (read or write) to the memory array. The F-RAM architecture is based on an array of rows and columns of 32K rows of 64-bits each. The entire row is internally accessed once whether a single byte or all eight bytes are read or written. Each byte in the row is counted only once in an endurance calculation. **Table 8** shows endurance calculations for a 64-byte repeating loop, which includes an opcode, a starting address, and a sequential 64-byte data stream. This causes each byte to experience one endurance cycle through the loop.

Table 8 Time to reach endurance limit for repeating 64-byte loop

SCK freq (MHz)	Endurance cycles/sec	Endurance cycles/year	Years to reach limit
33	60,661	1.91 × 10 ¹²	52.2
25	45,955	1.45×10^{12}	69.0
10	18,382	5.80×10^{11}	172.5
5	9,191	2.90 × 10 ¹¹	345.0



Maximum ratings

6 Maximum ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guideline	es are not tested.
Storage temperature	55°C to +125°C
Maximum accumulated storage time	
At 125°C ambient temperature	11000 h
At 105°C ambient temperature	11 Years
At 85°C ambient temperature	121 Years
Ambient temperature with power applied	55°C to +125°C
Supply voltage on V _{DD} relative to V _{SS}	1.0 V to + 4.5 V
Input voltage1.0 V to +4.5	V and $V_{IN} < V_{DD} + 1.0 V$
DC voltage applied to outputs in High-Z state	–0.5 V to V _{DD} + 0.5 V
Transient voltage (< 20 ns) on any pin to ground potential	–2.0 V to V _{DD} + 2.0 V
Package power dissipation capability (T _A = 25°C)	1.0 W
Surface mount lead soldering temperature (3 seconds)	+260°C
DC output current (1 output at a time, 1s duration)	15 mA
Electrostatic Discharge Voltage Human Body Model (JEDEC Std JESD22-A114-B)	2 kV
Charged Device Model (JEDEC Std JESD22-C101-A)	500 V
Latch-up current	140 mA



Operating range

7 Operating range

Table 9 Operating range

Range	Ambient temperature (T _A)	V_{DD}
Extended temperature	-40°C to +105°C	2.0 V to 3.6 V

infineon

DC electrical characteristics

8 DC electrical characteristics

Over the **Operating range**

Table 10 DC electrical characteristics

Parameter	Description	Test conditions		Min	Typ ^[2]	Max	Unit
V_{DD}	Power supply			2.0	3.3	3.6	٧
I _{DD}	V _{DD} supply current	f_{SCK} = 33 MHz; SCK toggling between V_{DD} V_{SS} , other inputs V_{SS} or V_{DD} – 0.2 V. SO = Open.	– 0.2 V and	-	_	3.0	mA
			T _A = 25°C	_	100	150	μΑ
I_{SB}	V _{DD} standby current	$CS = V_{DD}$. All other inputs V_{SS} or V_{DD}	T _A = 85°C	_	_	250	μΑ
		The other inputs vss or vbb	T _A = 105°C	_	_	400	μΑ
	In Sleep mode and $\overline{\text{CS}}$ =	T _A = 25°C	_	3	5	μΑ	
I _{ZZ} Slee	Sleep mode current		T _A = 85°C	_	_	8	μΑ
			T _A = 105°C	_	_	12	μΑ
I _{LI}	Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$		_	_	±1	μΑ
I _{LO}	Output leakage current	$V_{SS} \leq V_{OUT} \leq V_{DD}$		_	_	±1	μΑ
V _{IH}	Input HIGH voltage			$0.7 \times V_{DD}$	_	$V_{DD} + 0.3$	٧
V_{IL}	Input LOW voltage			- 0.3	_	$0.3 \times V_{DD}$	٧
V _{OH1}	Output HIGH voltage	$I_{OH} = -1 \text{ mA}, V_{DD} = 2.7 \text{ V}.$		2.4	_	_	٧
V _{OH2}	Output HIGH voltage	I _{OH} = –100 μA		V _{DD} - 0.2	_	_	٧
V _{OL1}	Output LOW voltage	$I_{OL} = 2 \text{ mA}, V_{DD} = 2.7 \text{ V}$		_	_	0.4	٧
V_{OL2}	Output LOW voltage	I _{OL} = 150 μA		_	-	0.2	٧

Note

^{2.} Typical values are at 25°C, $V_{DD} = V_{DD}$ (typ). Not 100% tested.



Data retention and endurance

9 Data retention and endurance

Table 11 Data retention and endurance

Parameter	Description	Test condition	Min	Max	Unit
T _{DR}	Data retention	T _A = 105°C	11	_	Years
	Data retention	T _A = 85°C	121	_	Years
NV_C	Endurance	Over operating temperature	10 ¹⁴	_	Cycles

10 Capacitance

Table 12 Capacitance

Parameter ^[3]	Description	Test conditions	Max	Unit
Co	Output pin capacitance (SO)	T -25°C f-1 MHz V -V	8	pF
C _I	Input pin capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{DD} = V_{DD(typ)}$	6	pF

Note

11 Thermal resistance

Table 13 Thermal resistance

Parameter	Description	Test conditions	8-pin DFN	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	30	°C/W
θ_{JC}	Thermal resistance (junction to case)	EIA / JESD51.	11	°C/W

AC test conditions

Input pulse levels	10% and 90% of V _{DD}
Input rise and fall times	
Input and output timing reference levels	
Output load capacitance	30 pF

^{3.} This parameter is periodically sampled and not 100% tested.

infineon

AC switching characteristics

13 AC switching characteristics

Over the **Operating range**

Table 14 AC switching characteristics

Parameters ^[4]			V _{DD} = 2.	$V_{DD} = 2.0 \text{ V to } 3.6 \text{ V}$	
Infineon parameter	Alt. parameter	Description	Min	Max	Unit
f _{SCK}	_	SCK clock frequency	0	33	MHz
t _{CH}	_	Clock HIGH time	13	-	ns
t _{CL}	_	Clock LOW time	13	-	ns
t _{CSU}	t _{CSS}	Chip select setup	11	-	ns
t _{CSH}	t _{CSH}	Chip select hold	11	-	ns
t _{CSH} t _{OD} ^[5, 6]	t _{HZCS}	Output disable time	-	15	ns
t _{ODV}	t _{co}	Output data valid time	-	11	ns
t _{oн}	_	Output hold time	0	-	ns
t _D	_	Deselect time	50	-	ns
t _{su}	t _{SD}	Data setup time	7	-	ns
t _H	t _{HD}	Data hold time	7	-	ns

Notes

- Test conditions assume a signal transition time of 3 ns or less, timing reference levels of 0.5 × V_{DD}, input pulse levels of 10% to 90% of V_{DD}, output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance shown in AC test conditions.
- 5. t_{OD} and t_{HZ} are specified with a load capacitance of 5 pF. Transition is measured when the outputs enter a high impedance state.
- 6. Characterized but not 100% tested in production.
- 7. These parameters are guaranteed by design and are not tested.




Figure 16 Synchronous data timing (Mode 0)

Power cycle timing

Power cycle timing 14

Over the **Operating range**

Table 15 **Power cycle timing**

Parameter	Description	Min	Max	Unit
t _{PU}	Power-up V _{DD} (min) to first access (CS LOW)	1	_	ms
t _{PD}	Last access (CS HIGH) to power-down (V _{DD} (min))	0	-	μs
t _{VR} ^[8]	V _{DD} power-up ramp rate	50	_	μs/V
t _{VF} ^[8]	V _{DD} power-down ramp rate	100	_	μs/V
t _{REC} ^[9]	Recovery time from sleep mode	_	450	μs

Notes

- 8. Slope measured at any point on V_{DD} waveform.9. Guaranteed by design. Refer to Figure 14 for Sleep mode recovery timing.




Figure 17 **Power cycle timing**



Ordering information


15 Ordering information

Table 16 Ordering information

Product	Package diagram	Package type	Operating range	
FM25V20A-DGQ	001-85579	8-pin DFN	-40°C to +105°C	
FM25V20A-DGQTR	001-85579	8-pin DFN	1-40 C t0 +103 C	

All these parts are Pb-free. Contact your local Infineon sales representative for availability of these parts.

15.1 Ordering code definition





Package diagrams

16 Package diagrams




Figure 18 8-pin DFN (5 mm x 6 mm x 0.75 mm) Package Outline (PG-USON-8), 001-85579



Acronyms

17 Acronyms

Table 17 Acronyms used in this document

Acronym	Description	
СРНА	Clock phase	
CPOL	Clock polarity	
EEPROM	Electrically erasable programmable read-only memory	
EIA	Electronic industries alliance	
F-RAM	Ferroelectric random access memory	
I/O	Input/Output	
JEDEC	Joint electron devices engineering council	
JESD	JEDEC standards	
LSB	Least significant bit	
MSB	Most significant bit	
RoHS	Restriction of hazardous substances	
SPI	Serial peripheral interface	
SOIC	Small outline integrated circuit	



Document conventions

18 Document conventions

18.1 Units of measure

Table 18 Units of measure

Symbol	Unit of measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
Mbit	megabit
MHz	megahertz
μΑ	microampere
μF	microfarad
μs	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Revision history

Revision history

Document revision	Date	Description of changes
**	06/03/2014	New data sheet.
*A	08/01/2014	Updated Package diagrams : spec 001-85579 – Changed revision from ** to *A.
*B	04/23/2015	Replaced "TDFN" with "DFN" in all instances across the document. Updated Pin definition : Updated details in "Description" column of "EXPOSED PAD" pin.
*C	04/28/2015	Updated Functional description : Added "For a complete list of related resources, click here ." at the end. Updated to new template.
*D	08/05/2015	Updated Maximum ratings: Removed "Maximum junction temperature". Added "Maximum accumulated storage time". Added "Ambient temperature with power applied".
*E	05/15/2019	Removed HOLD pin function related information: Logic block diagram: Removed HOLD pin. Pinout (Figure 2): Updated Pin 7 from HOLD to DNU. Pin definition: Removed HOLD related information from SO pin definition. Removed HOLD pin definition and added DNU pin definition. Figure 3 and Figure 4: Removed HOLD pin connection. Data Transmission (SI/SO): Removed HOLD pin related operation. Page 10: Removed HOLD Pin Operation. AC switching characteristics: Removed HOLD pin timings. Removed HOLD pin timing (Figure 16). Updated Copyright information.
*F	08/28/2019	AC switching characteristics: Removed t _R and t _F spec. Removed footnote 7 referenced to t _R and t _F specs.
*G	02/01/2024	Updated to IFX template. Publish to web.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-02-01 **Published by**

Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email:

erratum@infineon.com

Document reference 001-92478 Rev. *G

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.