

PWROK GENERATOR AND STARTUP LATCHING CIRCUIT


General Description

Renesas SLG7NT4081 is a low power and small form device. The SoC is housed in a 2.5mm x 2.5mm TDFN package which is optimal for using with small devices.

Features

- Low Power Consumption
- 3.3V Supply Voltage
- RoHS Compliant / Halogen-Free
- Pb-Free TDFN-12 Package


Pin Configuration




Output Summary

- 2 Outputs Push Pull
- 2 Outputs Open Drain

Block Diagram



Typical Application Circuit





SLG7NT4081 PWROK GENERATOR AND STARTUP LATCHING CIRCUIT

Pin Configuration

Pin#	Pin Name	Type	Pin Description
1	VDD	PWR	Supply Voltage
2	BC_ACOK_DSW	Input	Digital Input
3	V3.3A_DSW_PWRGD	Input	Digital Input
4	VBAT_MON_DPWROK	Input	Digital Input
5	BC_ACOK	Output	Open Drain
6	PCH_DPWROK_R	Output	Push Pull
7	GND	GND	Ground
8	PS_ON_SW_N	Input	Digital Input
9	SMC_ONOFF_N	Output	Open Drain
10	STARTUP_LATCH_SET	Input	Digital Input
11	SMC_SHUTDOWN	Input	Digital Input
12	VR_ALW_ENABLE	Output	Push Pull
Exposed	Exposed Bottom Pad	GND	Ground
Bottom Pad			

Ordering Information

Part Number	Package Type
SLG7NT4081V	V = TDFN-12
SLG7NT4081VTR	VTR = TDFN-12 - Tape and Reel (3k units)



SLG7NT4081 PWROK GENERATOR AND STARTUP LATCHING CIRCUIT

Absolute Maximum Conditions


Parameter	Min.	Max.	Unit
V _{HIGH} to GND	-0.3	7	V
Voltage at input pins	-0.3	7	V
Current at input pin	-1.0	1.0	mA
Storage temperature range	-65	150	°C
Junction temperature		150	°C

Electrical Characteristics

(@ 25°C, unless otherwise stated)


Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage		3.0	3.3	3.6	V
ΙQ	Quiescent Current	Static inputs and outputs		1		μΑ
TA	Operating Temperature		-40	25	85	°C
lι	Input Leakage Current	Leakage Current for Analog/Digital Inputs or outputs in High impedance state	-100		100	nA
Vон	Output Voltage High	Push Pull Logic Level Output at VDD=3.3V, I _{OH} =3mA	2.1			V
Vol	Output Voltage Low	Push Pull Logic Level Output at VDD=3.3V, IoL=3mA			0.81	٧
Vol	Output Voltage Low	Open Drain Logic Level Output at VDD=3.3V, I _{OL} =10mA			0.605	٧
Vo	Maximal Voltage Applied to any PIN in High-Impedance State				VDD	V
VIH	HIGH-Level Input Voltage	Logic Input at VDD=3.3V	1.8			٧
VIL	LOW-Level Input Voltage	Logic Input at VDD=3.3V			1.1	V
loL	LOW-Level Output Current	Push Pull Current at, V _{OL} =0.4V		1		mA
I _{OL}	LOW-Level Output Current	Open Drain Current at V _{OL} =0.4V		7		mA
T _{DLY1}	Delay1 Time		10		20	ms
Tsu	Start up Time	After VDD reaches 1.6V		7		ms

Timing Diagrams





Package Top Marking



XXXXX - Part Code Field: identifies the specific device configuration

DD - Date Code Field: Coded date of manufacture

LLL - Lot Code: Designates Lot #


C – Assembly Site/COO: Specifies Assembly Site/Country of Origin

RR - Revision Code: Device Revision

Datasheet Revision	Programming Code Number	Part Code	Revision	Date	
1.04	05	4081V	AE	02/25/2022	

Package Drawing and Dimensions

12 Lead TDFN Package JEDEC MO-229, Variation WDDE



Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.70	0.75	0.80	D1	1.95	2.00	2.05
A1	0.005	-	0.060	E1	1.25	1.30	1.35
A2	0.15	0.20	0.25	е	0.40 BSC		
b	0.13	0.18	0.23	L	0.30	0.35	0.40
D	2.45	2.50	2.55	S	0.18	-	-
E	2.45	2.50	2.55				


Tape and Reel Specification

Package Type # of Pins	# of	Nominal	Max Units		Reel &	Trailer A		Leader B		Pocket (mm)	
	Package Size (mm)	per reel	per box	Hub Size (mm)	Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch	
TDFN 12L 2.5x2.5mm 0.4P Green	12	2.5x2.5x0.75	3000	3000	178/60	42	168	42	168	8	4

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length (mm)	Pocket BTM Width (mm)	Pocket Depth (mm)	Index Hole Pitch (mm)	Pocket Pitch (mm)	Index Hole Diameter (mm)	Index Hole to Tape Edge (mm)	Index Hole to Pocket Center (mm)	Tape Width (mm)
	A0	В0	K0	P0	P1	D0	E	F	w
TDFN 12L 2.5x2.5mm 0.4P Green	2.75	2.75	1.05	4	4	1.55	1.75	3.5	8

Refer to EIA-481 Specifications



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 4.6875 mm³ (nominal). More information can be found at www.jedec.org.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/