100395 Low Power 9-Bit ECL-to-TTL Translator with Registers **General Description Features** The 100395 is a 9-bit translator for converting F100K logic ■ 64 mA I<sub>OL</sub> drive capability levels to TTL logic levels. A HIGH on the output enable ■ 2000V ESD protection (OE) holds the TTL outputs in a high impedance state. Two ■ -4.2V to -5.7V operating range separate clock inputs are available for multiplexing and Registered outputs system level testing. ■ TTL outputs The 100395 is designed with TTL 64 mA outputs for bus driving capability. All inputs have 50 k $\Omega$  pull down resistors. When the inputs are either unconnected or at the same potential, the outputs will go LOW. **Ordering Code:** Package Number Package Description V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square **Connection Diagram** D5 CP2 VCC VEE VCC CP1 D4 D<sub>0-1</sub> Q<sub>0-8</sub> 11 10 9 8 7 6 5 4 D<sub>3</sub> 3 D<sub>2</sub> 2 D<sub>1</sub> D<sub>6</sub> 12 D<sub>6</sub> 12 D<sub>7</sub> 13 D<sub>8</sub> 14 Q<sub>8</sub> 15 CP2 28 Q<sub>0</sub> 27 Q<sub>1</sub> 26 Q<sub>2</sub> OF Q<sub>7</sub> 16 Q<sub>6</sub> 17 Q5 18 🗖 26 Q<sub>2</sub> 19 20 21 22 23 24 25 VCCA DE VTTLVCCAVCCAQ4 Q3 **Pin Descriptions Truth Table** Pin Names Description Outputs Inputs Data Inputs (ECL) D<sub>0</sub>-D<sub>8</sub> Q<sub>N</sub> CP₁ CP<sub>2</sub> OE D<sub>N</sub> Data Outputs (TTL) Q<sub>0</sub>-Q<sub>8</sub> L L L L OE Output Enable (ECL) L \_ L L L Clock Inputs (ECL) CP<sub>1</sub>, CP<sub>2</sub> Н Н L Ι 1 Ι Ι Н Н ~ н NC Х Х Х Х н Х Х NC Ι L Х Х NC Х Х Н Х Ζ H = HIGH Voltage Level Z = High Impedance L = LOW Voltage Level NC = No Change X = Don't Care

Order Number 100395QC Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

### Logic Symbol


FAIRCHILD

SEMICONDUCTOR

February 1990

Revised November 1999

www.fairchildsemi.com



# Absolute Maximum Ratings(Note 1)

Storage Temperature (T <sub>STG</sub> )	–65°C to +150°C
Maximum Junction Temperature $(T_1)$	+150°C
Case Temperature under Bias (T <sub>C</sub> )	0°C to +85°C
V <sub>EE</sub> Pin Potential to Ground Pin	-7.0V to +0.5V
V <sub>TTL</sub> Pin Potential to Ground Pin	-0.5V to +6.0V
ECL Input Voltage (DC)	V <sub>EE</sub> to +0.5V
TTL Input Voltage	-0.5V to +7.0V
Output Current	
(DC Output HIGH)	+130 mA
ESD (Note 2)	≥ 2000V

# Recommended Operating Conditions

Case Temperature (T <sub>C</sub> )	0°C to +85°C
Supply Voltage	
V <sub>EE</sub>	-5.7V to -4.2V
V <sub>TTI</sub>	+4.5V to +5.5V

100395

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

# **Commercial Version**

# **DC Electrical Characteristics** (Note 3)

 $V_{EE} = -4.2V$  to  $-5.7V,~V_{CC} = V_{CCA} = GND,~T_C = 0^\circ C$  to  $+85^\circ C$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
V <sub>OH</sub>	Output HIGH Voltage	2.4			V	$I_{OH} = -15 \text{ mA}$	V <sub>IN</sub> = V <sub>IH</sub> (Max)	
V <sub>OL</sub>	Output LOW Voltage			0.55	V	I <sub>OL</sub> = 64 mA	or V <sub>IL</sub> (Min)	
VIH	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs		
IIL	Input LOW Current	0.5			μΑ	$V_{IN} = V_{IL}$ (Min)		
IIH	Input HIGH Current			240	μΑ	$V_{IN} = V_{IH}$ (Max)		
I <sub>OZL</sub>	3-STATE Current Output HIGH			-50	μΑ	$V_{OUT} = +0.4V$		
I <sub>OZH</sub>	3-STATE Current Output LOW			+50	μΑ	$V_{OUT} = +2.7V$		
ICEX	Output HIGH Leakage Current			250	μΑ	$V_{OUT} = V_{CC}$		
los	Output Short-Circuit Current	-100		-225	mA			
I <sub>EE</sub>	V <sub>EE</sub> Power Supply Current	-67		-29	mA	Inputs OPEN		
I <sub>CCH</sub>	V <sub>TTL</sub> Power Supply Current HIGH			29	mA			
I <sub>CCL</sub>	V <sub>TTL</sub> Power Supply Current LOW			65	mA			
I <sub>CCZ</sub>	V <sub>TTL</sub> Power Supply Current 3-STATE			49	mA			

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

# **PLCC AC Electrical Characteristics**


 $\mathsf{V}_{\mathsf{EE}}=-4.2\mathsf{V}$  to  $-5.7\mathsf{V},\,\mathsf{V}_{\mathsf{CC}}=\mathsf{GND},\,\mathsf{V}_{\mathsf{TTL}}=+4.5\mathsf{V}$  to  $+5.5\mathsf{V}$ 

Symbol	Parameter	T <sub>C</sub> =	$\mathbf{T_C} = 0^{\circ}\mathbf{C}$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Conditions
		Min	Max	Min	Max	Min	Max	Units	Conditions
t <sub>PLH</sub>	Propagation Delay	2.30	5.00	2.30	5.00	2.30	5.00	ns	Figures 1, 2
t <sub>PHL</sub>	Clock to Output	3.00	5.60	3.00	5.60	3.40	6.40		
t <sub>PZL</sub>	Output Enable Time	3.20	7.60	3.20	7.60	3.20	7.60	ns	Figures 1, 3
t <sub>PZH</sub>	$\overline{OE}\downarrowtoQ_N$	2.40	5.60	2.40	5.60	2.40	5.60		
t <sub>PLZ</sub>	Output Disable Time	3.20	7.60	3.20	7.60	3.20	7.60	ns	Figures 1, 3
t <sub>PHZ</sub>	$\overline{OE} \uparrow to Q_{N}$	2.40	5.60	2.40	5.60	2.40	5.60		
t <sub>H</sub>	Data to CP EN	1.5		1.5		1.5			Figures 1, 2
	Hold Time	1.5		1.5		1.5		ns	Figures 1, 2
t <sub>S</sub>	Data to CP EN	0.5		0.5 0.5	ns Figures 1, 2	Figures 1, 2			
	Setup Time	0.5 0.5 0.5		115	1 190103 1, 2				
t <sub>PW</sub> (H)	Clock Pulse Width	2.0		2.0		2.0		ns	Figures 1Figur

#### 100395 **Test Circuit** = 5.0V V<sub>TTL</sub> $\boldsymbol{\varphi} \; \boldsymbol{v}_{\text{CCA}}$ = 0 v 0.01 500 N -1.71 С S ΤT ECL INPUTS OUTPUTS O OUTPUT INPUT C D, CP<sub>1</sub>,CP<sub>2</sub>,OE 0 50 N Ş 100 <u>Ω</u> **\$** 500Ω 50.0 F100395 γ Notes: $V_{CC}$ = 0V, $V_{CCA}$ = 0V, $V_{EE}$ = -4.5 V, $V_{TTL}$ = +5 V. All unused outputs are loaded with 500 $\Omega$ to GND. Decoupling capacitors are necessary in the test and end application environment. When V<sub>CC</sub> and V<sub>CCA</sub> are common to a single power plane, typically 0.0V, decouple $V_{TTL}$ to that plane with one 0.01 $\mu F$ capacitor. FIGURE 1. AC Test Circuit Switch Positions for Parameter Testing S-Position Parameter Open t<sub>PLH</sub>, t<sub>PHL</sub> Open $t_{\text{PHZ}},\,t_{\text{PZH}}$ Closed t<sub>PLZ</sub>, t<sub>PZL</sub> **Switching Waveforms** D<sub>N</sub> CP1 or CP2 50% w(H) 0E t<sub>PLH</sub> t<sub>РНL</sub> Q<sub>N</sub> FIGURE 2. Propagation Delay and Transition Times 0E ⁺<sub>PZL</sub> <sup>t</sup>PLZ DISABLE .57 $\boldsymbol{Q}_{\mathsf{N}}$ 5V LO₩ 0 31 OL (TTL) <sup>t</sup>PZH <sup>t</sup>₽HZ HIGH VOH (TTL) 0.3V .5٧ Q<sub>N</sub> DISABLE 0.0V FIGURE 3. Enable and Disable Waveforms, OE to QN

www.fairchildsemi.com

4



100395 Low Power 9-Bit ECL-to-TTL Translator with Registers

www.fairchildsemi.com