


**-20V P-Channel Enhancement Mode MOSFET**

**Description**

The SI2305-ML uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 2.5V.

This device is suitable for use as a load switch or in PWM applications.



**General Features**

$V_{DS} = -20V, I_D = -4.1A$


$R_{DS(ON)} < 75m\Omega @ V_{GS} = -2.5V$

$R_{DS(ON)} < 52m\Omega @ V_{GS} = -4.5V$

High power and current handling capability

Lead free product is acquired

Surface mount package



**Application**

PWM applications

Load switch

Power management



**Absolute Maximum Ratings ( $T_A = 25^\circ C$  unless otherwise noted)**

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		$V_{DS}$	-20	V
Gate-Source Voltage		$V_{GS}$	$\pm 12$	V
Continuous Drain Current	$T_C = 25^\circ C$	$I_D$	-4.1	A
	$T_C = 70^\circ C$		-3.2	
	$T_A = 25^\circ C$		-3	
	$T_A = 70^\circ C$		-2.3	
Drain Current -Pulsed (Note 1)		$I_{DM}$	-15	A
Maximum Power Dissipation		$P_D$	1.7	W
Operating Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 To 150	$^\circ C$
Thermal Resistance, Junction-to-Ambient (Note 2)		$R_{\theta JA}$	74	$^\circ C/W$

**-20V P-Channel Enhancement Mode MOSFET****Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-20	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-20V, V <sub>GS</sub> =0V	-	-	-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±12V, V <sub>DS</sub> =0V	-	-	±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-0.45	-0.7	-1.0	V
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4.1A	-	43	52	mΩ
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-3A	-	58	75	
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-2A	6	-	-	S
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-4V, V <sub>GS</sub> =0V, F=1.0MHz	-	740	-	PF
Output Capacitance	C <sub>oss</sub>		-	290	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	190	-	PF
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-4V, I <sub>D</sub> =-3.3A, R <sub>L</sub> =- 1.2Ω, V <sub>GEN</sub> =-4.5V, R <sub>g</sub> =1Ω	-	12	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	35	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	30	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	10	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-4V, I <sub>D</sub> =-4.1A, V <sub>GS</sub> =- 4.5V	-	7.8	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	1.2	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	1.6	-	nC
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-4.1A	-	-	-1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	-4.1	A

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production

-20V P-Channel Enhancement Mode MOSFET

Typical Electrical and Thermal Characteristics




Figure 1: Switching Test Circuit







Figure 2: Switching Waveforms




T<sub>J</sub>-Junction Temperature(°C)  
Figure 3 Power Dissipation



T<sub>J</sub>-Junction Temperature(°C)  
Figure 4 Drain Current




V<sub>ds</sub> Drain-Source Voltage (V)  
Figure 5 Output Characteristics




I<sub>D</sub>- Drain Current (A)  
Figure 6 Drain-Source On-Resistance


-20V P-Channel Enhancement Mode MOSFET




Vgs Gate-Source Voltage (V)  
**Figure 7 Transfer Characteristics**




$T_J$ -Junction Temperature( $^\circ\text{C}$ )  
**Figure 8 Drain-Source On-Resistance**




Vgs Gate-Source Voltage (V)  
**Figure 9 Rdson vs Vgs**



Vds Drain-Source Voltage (V)  
**Figure 10 Capacitance vs Vds**



$Q_g$  Gate Charge (nC)  
**Figure 11 Gate Charge**



Vsd Source-Drain Voltage (V)  
**Figure 12 Source- Drain Diode Forward**



-20V P-Channel Enhancement Mode MOSFET




Figure 13 Safe Operation Area





Figure 14 Normalized Maximum Transient Thermal Impedance

-20V P-Channel Enhancement Mode MOSFET



Symbol	Dimensions in Millimeters	
	MIN.	MAX.
A	0.900	1.150
A1	0.000	0.100
A2	0.900	1.050
b	0.300	0.500
c	0.080	0.150
D	2.800	3.000
E	1.200	1.400
E1	2.250	2.550
e	0.950TYP	
e1	1.800	2.000
L	0.550REF	
L1	0.300	0.500
$\theta$	0°	8°

**Disclaimer**

The information presented in this document is for reference only. MOSLEADER reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), MOSLEADER or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.