GLF74139



4.5 A Power Mux IC with True Reverse Current Blocking and Low Power Consumption

Product Specification

DESCRIPTION

The GLF74139 is a fully integrated power path switch with the automatic and manual selection function. The GLF74139 offers an industry leading true reverse current blocking (TRCB) function to protect input sources when the VOUT increase higher than VIN abnormally.

The EN pin can be used along with the SEL pin to control two integrated main FETs of the GLF74139. By the combination of these two pins, one of input source selection modes is set to provide power to downstream system seamlessly.

The automatic selection mode chooses a higher input voltage source between two inputs. In the manual selection mode, one of input sources is connected to downstream system.

FEATURES

- Two-Input and Single-Output Power Multiplexer Switch
- Automatic and Manual Input Selection Modes
- True Reverse Current Blocking on Each Channel
- No Cross Conduction between Two Input Sources
- Supply Voltage Range: 2.0 V to 5.5 V
- $R_{ON} = 20 \text{ m}\Omega$ Typ at 5.5 V_{IN1} or V_{IN2}
- 4.5 A Continuous Output Current Capability Per Channel
- Ultra-Low Supply Current at Operation
 I_Q: 4 µA Typ at 5.5 V_{IN}
- Ultra-Low Stand-by Current
 I_{SD}: 30 nA Typ at 5.5 V_{IN}
- Smart Control Pins

 I_{EN} and I_{SEL} : 10 nA Typ at V_{EN} or $V_{SEL} > V_{IH}$


 R_{EN} and R_{SEL} : 500 k Ω Typ

HBM: 6 kV, CDM: 2 kV

APPLICATIONS

- Smart Devices
- Subsystem with Backup Power
- IoT Tracking System

PACKAGE




1.27 mm x 1.67 mm x 0.55 mm, WLCSP 0.4 mm pitch

DEVICE INFORMATION

Part Number	Top Mark	R _{ON} at 5.5 V _{IN}	Output Current, I _{OUT} , Per Channel	Ultra-low I _Q at 5.5 V _{IN}
GLF74139	EJ	20 mΩ	4.5 A	4 μΑ

APPLICATION DIAGRAM



FUNCTIONAL BLOCK DIAGRAM





Figure 1. Functional Block Diagram

PIN CONFIGURATION



PIN DEFINITION

Pin#	Name	Description
A1, A2, A3	VIN1	Switch Input 1 Supply Voltage
B1, B2, B3	VOUT	Switch Output
C1, C2, C3	VIN2	Switch Input 2 Supply Voltage
D1	SEL	Input Source Selection.
D2	GND	Ground
D3	EN	Enable Pin

Figure 2. 1.27mm x 1.67mm x 0.55mm WLCSP

ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions; extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit	
VIN1, VIN2 VOUT, EN				6	V	
L	Continuous Current		4.5	Α		
Гоит	Pulse, 100 us pulse and 2 % duty cyc		6.5	Α		
P _D	Power Dissipation at T _A = 25 °C			1.2	W	
TJ	Maximum Junction Temperature		150	°C		
T _{STG}	Storage Junction Temperature		-65	150	°C	
T _A	Ambient Operating Temperature Rang	ge	-40	85	°C	
θЈА	θ _{JA} Thermal Resistance, Junction to Ambient			85	°C/W	
ESD	Floatractatia Discharge Canability	Human Body Model, JESD22-A114	6		14/	
ESD	Electrostatic Discharge Capability	Charged Device Model, JESD22-C101	2		kV	

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
VIN1, VIN2	Supply Voltage	2.0	5.5	V
TA	Ambient Operating Temperature Range	-40	+85	°C

ELECTRICAL CHARACTERISTICS

 V_{IN1} = V_{IN2} = 2.0 V to 5.5 V and T_A = 25 °C. Unless otherwise noted

Symbol	Parameter	Conditions		Min	Тур	Max	Units
Basic Opera	ation				•	•	
I _{Q1} , I _{Q2}	Quiescent Current	$V_{\text{IN2}} = 5.5 \text{ V}, V_{\text{IN1}} < V_{\text{IN2}}, I_{\text{OUT}} = 0 \text{ IIIA},$ $\text{EN} = \text{SEL} = V_{\text{IN2}}, V_{\text{OUT}} = V_{\text{IN2}}$				6	μА
		As above, Ta = 85 $^{\circ}$ C $^{(1)}$			4.7		
	V _{IN1,2} = 5.5 V, V _{OUT} = GND, EN = SEL = 0 V				30	200	
$I_{SD1,}I_{SD2}$	Shutdown Current	$V_{IN1,2}$ = 5.5 V, V_{OUT} = GND, EN = SEL Ta=85 °C $^{(1)}$		290		nA	
	V_{IN1} or $V_{IN2} = 5.5$ V $I_{OUT} = 500$ mA $Ta = 25$ °C $Ta = 85$			20	26		
		VIN1 OF VIN2 - 5.5 V 100T - 500 MA	Ta = 85 °C ⁽¹⁾		25		
		V 05 V = 4 5 V I = 500 mA	Ta = 25 °C		23		
Б.	0. 0. 11	V_{IN1} or $V_{IN2} = 4.5 \text{ V}$, $I_{OUT} = 500 \text{ mA}$	Ta = 85 °C ⁽¹⁾		26		
R _{ON}	On-Resistance	VV 22V/ 1 500 A	Ta = 25 °C		27	33	mΩ
		V_{IN1} or $V_{IN2} = 3.3 \text{ V}$, $I_{OUT} = 500 \text{ mA}$	Ta = 85 °C ⁽¹⁾		32		
		V _{IN1} or V _{IN2} = 2.5 V, I _{OUT} = 300 mA			34		
		V _{IN1} or V _{IN2} = 2.0 V, I _{OUT} = 300 mA	Ta = 25 °C		43		
V _{IH}	EN and SEL Input Logic High Voltage	V _{IN1} or V _{IN2} = 2.0 V to 5.5 V) PC	1.2	\/I		V
VIL	EN and SEL Input Logic Low Voltage	V _{IN1} or V _{IN2} = 2.0 V to 5.5 V	V _{IN2} = 2.0 V to 5.5 V			0.45	V
I _{EN} , I _{SEL}	EN, SEL Current	EN or SEL Voltage > V _{IH} , Enabled			10		nA
R _{EN} , R _{SEL}	EN and SEL pull down resistance	EN or SEL Voltage < V _{IH} , Disabled			500		kΩ
V _{RCB_TH}	TRCB Protection Threshold	V _{OUT} – V _{IN}	,		35		\/
V _{RCB_RL}	TRCB Protection Release	V _{IN} - V _{OUT}			20		mV
I _{RVS}	Reverse Current (1)	$V_{\text{IN1}} = V_{\text{IN2}} = 0 \text{ V}, V_{\text{OUT}} = 5.5 \text{ V}, \text{EN=SEL}$ Current on the input node from VOUT			70		nA
Switching C	Characteristics (2)						
t _{dON}	Turn-On Delay				740		μs
t _R	VOUT Rise Time				1		ms
TdHL	High-low Delay (1)				15		μs
TfHL	High-low Fall Time (1)				240		μs
Vdroop	lroop Voltage Droop (1) $V_{\text{IN1}} = 5.0 \text{ V}, V_{\text{IN2}} = 3.3 \text{ V}$ $R_{\text{L}} = 150 \Omega, C_{\text{OUT}} = 10 \mu\text{F}$			100		mV	
TdLH				10		μs	
TrLH				9		μs	
td _{OFF}	 				80		μs
t₅	VOUT Fall Time (1)				3		ms

Notes:

- 1. By design; characterized, not production tested. 2. $t_{ON} = t_{dON} + t_R$, $t_{OFF} = t_{dOFF} + t_F$

TIMING DIAGRAM AND TRUTH TABLE




Figure 3. Timing Diagram

SEL	EN	Function	VOUT
0	0	Both switches are off.	High-Z
0	1	Auto-Input selection. VOUT is connected to a higher input source automatically.	Higher Input between VIN1 and VIN2
1	0	Only VIN1 is selected.	VIN1
1	1	Only VIN2 is selected.	VIN2

Table 1. Truth Table of Input Source Selection

TYPICAL PERFORMANCE CHARACTERISTICS

Both VIN1 and VIN2 switches are identical.




Figure 4. On-Resistance vs. Temperature





Figure 5. Quiescent Current vs. Supply Voltage







Figure 6. Quiescent Current vs. Temperature

Figure 7. Shutdown Current vs. Supply Voltage







Figure 8. Shutdown Current vs. Temperature

Figure 9. EN and SEL Input Logic High Threshold Vs. Temperature







Figure 10. EN and SEL Input Logic Low Threshold vs. Temperature

Figure 11. True Reverse Current vs. Temperature







Figure 12. Output Voltage Droop at Switching Over from V_{IN1} (5V) to V_{IN2} (3.3V)

Figure 13. Output Voltage Droop at Switching Over from V_{IN2} (3.3V) to V_{IN1} (5V)







Figure 14. Turn-On Response V_{IN1} =5.0 V, C_{IN} = C_{OUT} =10 μ F, R_L =150 Ω , EN=Low

Figure 15. Turn-Off Response V_{IN1} =5.0 V, C_{IN} = C_{OUT} =10 μ F, R_L =150 Ω . EN=Low








Figure 16. V_{OUT} Switchover from 5 V_{IN} to 3.3 V_{IN} V_{IN1} =5.0 V, V_{IN2} =3.3 V, C_{IN} = C_{OUT} =10 μ F, R_L =150 Ω

Figure 17. V_{OUT} Switchover 3.3 V_{IN} to 5 V_{IN} V_{IN1} =5.0 V, V_{IN2} =3.3 V, C_{IN} = C_{OUT} =10 μ F, R_L =150 Ω








Figure 19. True Reverse Current Blocking Release V_{IN1} or V_{IN2} =3.3 V, V_{OUT} = From 3 V to 3.4 V, C_{IN} = C_{OUT} =10 μ F

APPLICATION INFORMATION

The GLF74139 is a fully integrated 4.5 A power mux with a fixed slew rate control to limit the inrush current during turn on in the input voltage range from 2.0 V to 5.5 V. Each switch of the GLF74139 has very low on-resistance to reduce conduction loss. In the off state, these devices consume very low leakage current to avoid unwanted standby current and save limited input power supply. The package is 1.27 mm x 1.67 mm x 0.55 mm wafer level chip scale package saving space in compact applications and it has 12 bumps, 0.4 mm pitch for manufacturing availability.

Input Source Selection

According to the state of SEL and EN pins, the GLF74139 offers the automatic as well as the manual selection mode. In each mode, the VOUT connects to one input source. Do not leave both SEL and EN pins floating.

SEL	EN	Function	VOUT
0 0 Both s		Both switches are off.	High-Z
0	1	Auto-Input selection. VOUT is connected to a higher input source automatically.	Higher Input between VIN1 and VIN2
1	0	Only VIN1 is selected.	VIN1
1	1	Only VIN2 is selected.	VIN2

Notes: The internal Vcc should be connected to the higher between VIN1 and VIN2.

True Reverse Current Blocking

The GLF74139 has a built-in reverse current blocking protection which always monitors the output voltage level regardless of the status of EN pin to check if it is greater than the input voltage. When the output voltage goes beyond the input voltage by the TRCB protection threshold voltage, V_{RCB_TH} that is the reverse current blocking protection trip voltage, the reverse current blocking function block turns off the switch immediately. Note that some reverse current can occur until the V_{RCB_TH} is triggered. The main switch will get back to normal operation when the output voltage drops below the input source by the TRCB protection release voltage.

GLF74139



4.5A Power Mux IC with TRCB and Low Power Consumption

Smart EN and SEL Control Pin

With a control voltage less than the V_{IH} for EN or SEL pin, the internal pull-down resistance (R_{EN} or R_{SEL} = 500 k Ω Typ.) is used to keep control pins from floating and ensure a reliable off state. When a voltage higher than the V_{IH} is applied to EN and SEL pin, the 500 k Ω pull-down resistor will be completely disconnected save unnecessary power consumption and enable the pin function.

Input Capacitor

MLCC 10 μ F capacitor is recommended to be placed close to the V_{IN} pin to reduce the voltage drop on the input power rail caused by transient inrush current at start-up. The low ESR capacitor is preferred to avoid output oscillation during the switching-over period in the auto-input selection mode when the output current is high. A higher input capacitor value can be used to further attenuate the input voltage drop.


Output Capacitor


MLCC 10 μ F capacitor is recommended to mitigate voltage undershoot on the output pin the moment when the switch is turned off. Undershoot can be caused by parasitic inductance from board traces or intentional load inductances. If load inductances do exist, use of an output capacitor can improve output voltage stability and system reliability. The C_{OUT} capacitor should be placed close to the VOUT and GND pins.


Board Layout

All traces should be as short as possible to minimize parasitic inductance effect. Wide traces for VIN, VOUT, and GND will help reduce signal degradation and parasitic effects during dynamic operations as well as improve the thermal performance at high load current.

PACKAGE OUTLINE







Dimensional Ref.								
REF.	Min.	Nom.	Max.					
Α	0.500	0.550	0.600					
A1	0.175	0.200	0.225					
A2	0.300	0.325	0.350					
Α3	0.020	0.025	0.030					
D	1.655	1.670	1.685					
E	1.255	1.270	1.285					
D1	1.150	1.200	1.250					
E1	0.750	0.800	0.850					
Ь	0.215	0.265	0.315					
е	0.400 BSC							
SD	0	.200 BS	C					
SE	0	.000 BS	C					
To	ol. of Fo	rm&Po:	sition					
999	0.10							
bbb								
ccc		0.05						
ddd		0.05						


Notes


- 1. ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGRESS)
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
- 3. A3: BACKSIDE LAMINATION

TAPE AND REEL INFORMATION


REEL DIMENSIONS


QUADRANT ASSIGNMENTS PIN 1 ORIENTATION TAPE





TAPE DIMENSIONS





Device	Package	Pins	SPQ	Reel Diameter (mm)	Reel Width W1	A0	В0	K0	Р	w	Pin1
GLF74139	WLCSP	12	3000	180	9	1.38	1.78	0.78	4	8	Q1

Remark:

- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- C0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P: Pitch between successive cavity centers





SPECIFICATION DEFINITIONS

Document Type	Meaning	Product Status		
Target Specification				
Preliminary Specification	This is a draft version of a product specification. The specification is still under internal review and subject to change. GLF reserves the right to change the specification at any time without warning or notification. A preliminary specification in no way guarantees future production of the device in question.	Qualification		
Product Specification	This document represents the anticipated production performance characteristics of the device.	Production		

DISCLAIMERS

Information in this document is believed to be accurate and reliable, however GLF assumes no liability for errors or omissions. Device performance may be impacted by testing methods and application use cases. Users are responsible to independently evaluate the applicability, usability, and suitability of GLF devices in their application. In no case will GLF be liable for incidental, indirect, or consequential damages associated with the use, mis-use, or sale of its product. Customers are wholly responsible to assure GLF devices meet their system level and end product requirements. GLF retains the right to change the information provided in this data sheet without notice.