




SPECIFICATION SHEET

SPECIFICATION SHEET NO.	Q0618- 1206B102K202BD
DATE	June 18, 2023
REVISION	A2
DESCRIPTION	Multilayer Ceramic Chip Capacitors, Medium Voltage 1206 (3216 Metric) Series, L3.20mm*W1.60mm, Thickness: 1.00mm Max. Dielectric X7R, Capacitance 1000pF, Tolerance ±10%, Rated Voltage 2KV, Operating Temp. Range -55°C ~+125°C Package in Tape/Reel, 4,000pcs/Reel RoHS/RoHS III compliant
CUSTOMER	
CUSTOMER PART NUMBER	
CROSS REF. PART NUMBER	
ORIGINAL PART NUMBER	Aillen 1206B102K202BD
PART CODE	1206B102K202BD

VENDOR APPROVE
Issued/Checked/Approved
  
DATE: June 18, 2023

CUSTOMER APPROVE
DATE:

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

MAIN FEATURE

MLCC consists of a conducting material and electrodes. To manufacture a chip-type SMT and achieve miniaturization, high density and high efficiency, ceramic condensers are used. MLCC is made by NP0, X7R, and Y5V dielectric material and which provides medium Voltage product with high electrical precision, stability and reliability.

MAIN FEATURE

- RoHS III Compliant • Wide Operating Temperature Range -55~+125°C • High capacitance and High Voltage in given case size • A wide selection of sizes is available (0805 to 1812) • Capacitor with lead-free termination (pure Tin)

APPLICATION

- DC to DC converter. • High voltage coupling/DC blocking • Back-lighting inverters • LAN/WLAN interface
- Modem • Power supplies

RFQ

[Request For Quotation](#)

PART CODE GUIDE

Code	Name	Key Specification Option
1206	Size	0805 (2012): L2.00*W1.25mm; 1206 (3216) :L3.20*W1.60mm; 1210 (3225): L3.20*W2.50mm; 1808 (4520) :L4.50*W2.00mm; 1812 (4532): L4.50*W3.20mm
B	Dielectric	N: NP0 (COG); B: X7R ; Y: Y5V
102	Capacitance	Two significant digits followed by number of Zero, The 3rd digit signifies the multiplying factor, and letter R is decimal point. 0R5: 0.5pF; 1R0:1.0pF; 104: 100nF; 102: 1000pF
K	Tolerance	B=±0.1pF; C=±0.25pF; D=±0.5pF; F=±1%; G=±2%; J=±5%; K=±10% ; M=±20%; Z=-20/+80%
202	Rated Voltage	Two significant digits followed by No. of zeros. "R" is in place of decimal point. 102=1000 VDC; 202=2000 VDC ; 302=3000 VDC
B	Thickness	A: 0.60 ± 0.10mm; B: 0.85 ± 0.15mm ; C: 0.95 ± 0.10mm; D: 1.25 ± 0.20mm G: 1.60 ± 0.20mm; K: 2.00 ± 0.20mm; M: 2.50 ± 0.30mm; N: 0.50+0.05mm; P: 1.60+0.30/-0.10mm; U: 2.80 ± 0.30mm;
D	Package	A: 1Kpcs/Reel; B: 2Kpcs/Reel; C: 3Kpcs/Reel; D: 4Kpcs/Reel ; I: 10Kpcs/Reel; K: 0.5 Kpcs/Reel; F: others
	Internal Control	Internal Code: Letter + Number; Blank: N/A;

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

DIMENSION (Unit: mm)



Image for reference




Table 1

Size Code	L	W	T	BW
0805 (2012)	2.00±0.15	1.25±0.1	1.35	0.50
1206 (3216)	3.20±0.20	1.60±0.20	1.80	0.30
1210 (3225)	3.20±0.40	2.50±0.30	2.80	0.30
1808 (4520)	4.50±0.40	2.00±0.20	2.20	0.26
1812 (4532)	4.50±0.40	3.20±0.30	2.80	0.26

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES
GENERAL ELECTRONICAL CHARACTERISTICS
Table 2

Dielectric	NPO		X7R	
Size	0805, 1206, 1210, 1808, 1812		0805, 1206, 1210, 1812, 1808	
Rated voltage (WVDC)	1KV, 2KV, 3KV		1KV, 2KV, 3KV	
Capacitance range*	1KV	1.5pF ~ 2.2nF	1KV	100pF ~ 100nF
	2KV	1.5pF ~ 1.2nF	2KV	150pF ~ 12nF
	3KV	2.2pF ~ 470pF	3KV	150pF ~ 3.9nF
Capacitance tolerance	Cap≤5pF: B (±0.1pF), C (±0.25pF) 5pF<Cap<10pF: C (±0.25pF), D (±0.5pF) Cap≥10pF: F (±1%), G (±2%), J (±5%), K (±10%)		J (±5%), K (±10%), M (±20%)	
Tan δ*	Cap<30pF: Q≥400+20C Cap≥30pF: Q≥1000		≤2.5%	
Insulation resistance at 500Vdc for 60 seconds	≥100GΩ or R·C≥1000 whichever is smaller		≥10GΩ or R·C≥500Ω·F whichever is smaller	
Operating temperature	-55 to +125° C			
Temperature coefficient	±30ppm / °C		±15%	
Termination	Ag (or Cu)/Ni/Sn (lead-free termination)			

- Note:
- * Measured at the condition of 30~70% related humidity.
 - NPO: Apply 1.0±0.2Vrms, 1.0MHz±10% for Cap≤1000pF and 1.0±0.2Vrms, 1.0kHz±10% for Cap>1000pF, 25°C at ambient temperature.
 - X7R: Apply 1.0±0.2Vrms, 1.0kHz±10%, at 25°C ambient temperature.

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

CAPACITANCE RANGE - NPO DIELECTRIC 0805, 1206,1210, 1808, 1812 SIZES

Table 3-A

Size	1206		1210		1808			1812			0805
	VDC (V)	1000	2000	1000	2000	1000	2000	3000	1000	2000	
1.5pF (1R5)	B	B									D
1.8pF (1R8)	B	B									D
2.0pF (2R0)	B	B			D	D	D				D
2.2pF (2R2)	B	B			D	D	D				D
2.7pF (2R7)	B	B			D	D	D				D
3.3pF (3R3)	B	B			D	D	D				D
3.9pF (3R9)	B	B			D	D	D				D
4.7pF (4R7)	B	B			D	D	D				D
5.6pF (5R6)	B	B			D	D	D				D
6.8pF (6R8)	B	B			D	D	D				D
8.2pF (8R2)	B	B			D	D	D				D
10pF (100)	B	B	C	C	D	D	D	D	D	D	D
12pF (120)	B	B	C	C	D	D	D	D	D	D	D
15pF (150)	B	B	C	C	D	D	D	D	D	D	D
18pF (180)	B	B	C	C	D	D	D	D	D	D	D
22pF (220)	B	B	C	C	D	D	D	D	D	D	D
27pF (270)	B	B	C	C	D	D	D	D	D	D	D
33pF (330)	B	C	C	C	D	D	D	D	D	D	D
39pF (390)	B	C	C	C	D	D	D	D	D	D	D
47pF (470)	C	C	C	C	D	D	D	D	D	D	D
56pF (560)	C	D	C	D	D	D	D	D	D	D	D
68pF (680)	C	D	C	D	D	D	D	D	D	D	D
82pF (820)	D	D	C	D	D	D	D	D	D	D	D
100pF (101)	D	D	D	D	D	K	K	D	D	D	D
120pF (121)	D	G	D	D	D	K	K	D	D	D	D
150pF (151)	D	G	D	G	D	K	K	D	D	D	D
180pF (181)	G	G	D	G	D	K	K	D	K	K	D
220pF (221)	G	G	G	G	D	K	K	D	K	K	D
270pF (271)	G	P	G	K	K	K	K	D	K	K	D
330pF (331)	G	P	G	K	K	K	K	D	K	K	D

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

CAPACITANCE RANGE - NPO DIELECTRIC 0805, 1206,1210, 1808, 1812 SIZES

Table 3-B

Size	1206		1210		1808			1812			0805
	1000	2000	1000	2000	1000	2000	3000	1000	2000	3000	1000
VDC (V)	1000	2000	1000	2000	1000	2000	3000	1000	2000	3000	1000
390pF (391)	G	P	G	M	K	K		D	K	K	D
470pF (471)	G		G	M	K	K		K	K	K	
560pF (561)	G		G		K	K		K	K		
680pF (681)	G		G		K	K		K	K		
820pF (821)	G		G		K			K	K		
1,000pF (102)	G		G		K			K	K		
1,200pF (122)			G					K			
1,500pF (152)			K					K			
1,800pF (182)			M					K			
2,200pF (222)			M					K			
2,700pF (272)			M					K			
3,300pF (332)			M					K			
3,900pF (392)			M					M			

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

CAPACITANCE RANGE – X7R DIELECTRIC 0805, 1206,1210, 1808, 1812 SIZES

Table 4-A

Size	1206		1210		1808			1812			0805
	VDC (V)	1000	2000	1000	2000	1000	2000	3000	1000	2000	
100pF (101)	D	D	D	D							B
120pF (121)	D	D	D	D							B
150pF (151)	D	D	D	D	D	D	D				B
180pF (181)	D	D	D	D	D	D	D				B
220pF (221)	D	D	D	D	D	D	D				B
270pF (271)	D	D	D	D	D	D	D	D	D	K	B
330pF (331)	D	D	D	D	D	D	K	D	D	K	B
390pF (391)	D	D	D	D	D	D	K	D	D	K	B
470pF (471)	D	D	D	D	D	D	K	D	D	K	B /D
560pF (561)	D	D	D	D	D	D	K	D	D	K	B
680pF (681)	D	D	D	D	D	D	K	D	D	K	B
820pF (821)	D	D	D	D	D	D	K	D	D	K	B
1,000pF (102)	D	B/C /D/G	D	D	D	K	K	D	D	K	B
1,200pF (122)	D	G	D	M	D	K	K	D	D	K	B
1,500pF (152)	D	G	D	M	D	K	K	D	D	K	D
1,800pF (182)	D	G	D	M	D	K	K	D	D	M	D
2,200pF (222)	D	C/G	D	M	D	K		D	D	M	D
2,700pF (272)	D	G	D	M	D	K		D	D	M	D
3,300pF (332)	D	G	D	M	D	K		D	K	M	D
3,900pF (392)	D		G	M	D	K		D	K		D
4,700pF (472)	D		G	M	D	K		D	K		D
5,600pF (562)	D		G	M	K	K		D	M		D
6,800pF (682)	D		G	M	K	K		D	M		D
8,200pF (822)	D		G	M	K			D	M		D
0.010µF (103)	D		G		K			D	M		
0.012µF (123)	G		G		K			K			

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES


CAPACITANCE RANGE – X7R DIELECTRIC 0805, 1206, 1210, 1808, 1812 SIZES

Table 4-B

Size	1206		1210		1808			1812			0805
	1000	2000	1000	2000	1000	2000	3000	1000	2000	3000	1000
VDC (V)	1000	2000	1000	2000	1000	2000	3000	1000	2000	3000	1000
0.015μF (153)	G		G		K			K			
0.018μF (183)			G		K			M			
0.022μF (223)			G		K			M			
0.033μF (333)			G		K			M			
0.039μF (393)			K		K			M			
0.047μF (473)			M		K			M			
0.056μF (563)			M		K			M			
0.068μF (683)			M					M			
0.10μF (104)								M			


MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

RELIABILITY TEST CONDITIONS AND REQUIREMENTS

Item	Test Condition	Requirements												
Visual and Mechanical	-	<ul style="list-style-type: none"> * No remarkable defect. * Dimensions to conform to individual spec. sheet. 												
Capacitance	Class I: COG (NP0) $\leq 1000\text{pF}$, $1.0 \pm 0.2\text{Vrms}$, $1\text{MHz} \pm 10\%$	* Shall not exceed the limits given in the detailed spec.												
Q/D.F (Dissipation Factor)	$> 1000\text{pF}$, $1.0 \pm 0.2\text{Vrms}$, $1\text{KHz} \pm 10\%$ Class II: (X7R) $1.0 \pm 0.2\text{Vrms}$, $1\text{KHz} \pm 10\%$	NP0: $\text{Cap} \geq 30\text{pF}$, $Q \geq 1000$; Cap $< 30\text{pF}$, $Q \geq 400 + 20C$ X7R: $\leq 2.5\%$												
Dielectric Strength	<ul style="list-style-type: none"> * To apply voltage: 1.2 times of UR * Duration: 1 to 5 sec. 	* No evidence of damage or flash over during test.												
Insulation Resistance	*To apply voltage at 500VDC for 60 sec.	Class I (NP0) : $\geq 100\text{G}\Omega$ or $\text{RxC} \geq 1000\Omega\text{-F}$ whichever is smaller. Class II (X7R) : $\geq 10\text{G}\Omega$ or $\text{RxC} \geq 500\Omega\text{-F}$ whichever is smaller.												
Temperature Coefficient	With no electrical load @Oprtating Temp. Range <table border="1" data-bbox="358 1220 853 1408"> <thead> <tr> <th>T.C</th> <th>Temp. (°C)</th> </tr> </thead> <tbody> <tr> <td>NP0(COG)</td> <td>-55~125 at 25</td> </tr> <tr> <td>X7R</td> <td>-55~125 at 25</td> </tr> </tbody> </table>	T.C	Temp. (°C)	NP0(COG)	-55~125 at 25	X7R	-55~125 at 25	<table border="1" data-bbox="962 1172 1339 1408"> <thead> <tr> <th>T.C</th> <th>Capacitance Change</th> </tr> </thead> <tbody> <tr> <td>NP0 (COG)</td> <td>Within $\pm 30\text{ppm}/^\circ\text{C}$</td> </tr> <tr> <td>X7R</td> <td>Within $\pm 15\%$</td> </tr> </tbody> </table>	T.C	Capacitance Change	NP0 (COG)	Within $\pm 30\text{ppm}/^\circ\text{C}$	X7R	Within $\pm 15\%$
T.C	Temp. (°C)													
NP0(COG)	-55~125 at 25													
X7R	-55~125 at 25													
T.C	Capacitance Change													
NP0 (COG)	Within $\pm 30\text{ppm}/^\circ\text{C}$													
X7R	Within $\pm 15\%$													
Adhesive Strength of Termination	*Capacitors mounted on a substrate. A force of 5N applied perpendicular to the place of substrate and parallel the line joining the center of terminations for 10 ± 1 sec. 	* No remarkable damage or removal of the terminations.												

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

RELIABILITY TEST CONDITIONS AND REQUIREMENTS

Item	Test Condition	Requirements
Humidity (Damp Heat) Steady State	*Test temp.: $40 \pm 2^\circ \text{C}$ *Humidity: 90~95% RH *Test time: 500+24/-0hrs. * Measurement to be made after keeping at room temp. for 24 ± 2 hrs (Class I) or 48 ± 4 hrs (Class II).	*No remarkable damage. *Cap change: NP0 within $\pm 5\%$ or $\pm 2\text{pF}$ whichever is larger X7R within $\pm 15\%$ *Q/D.F Value: NP0: $\text{Cap} \geq 30\text{pF} : Q \geq 350$ $10\text{pF} \leq \text{Cap} < 30\text{pF} : Q \geq 275 + 2.5C$ $\text{Cap} < 10\text{pF} : Q \geq 200 + 10C$ X7R: $\leq 7.0\%$ * I.R.: $\geq 1\text{G}\Omega$ or $\text{RxC} \geq 50\Omega\text{-F}$ whichever is smaller.
Resistance to Flexure of Substrate	* The middle part of substrate shall be pressurized by means of the pressurizing rod at a rate of about 1mm per second until the deflection becomes 1mm. 	* No remarkable damage. * Cap change: NP0 : within $\pm 10\%$ X7R : within $\pm 12.5\%$ (This capacitance change means the change of capacitance under specified flexure of substrate from the capacitance measured before the test.)
High Temperature Load (Endurance)	*Test temp.: NP0, X7R: $125 \pm 3^\circ \text{C}$ *To apply voltage: 120% of rated voltage. *Test time: 1000+24/-0 hrs. * Measurement to be made after keeping at room temp. for 24 ± 2 hrs (Class I) or 48 ± 4 hrs (Class II).	*No remarkable damage. *Cap change: NP0 within $\pm 3\%$ or $\pm 3\text{pF}$ whichever is larger X7R within $\pm 20\%$ *Q/D.F Value: NP0: $\text{Cap} \geq 30\text{pF} : Q \geq 350$ $10\text{pF} \leq \text{Cap} < 30\text{pF} : Q \geq 275 + 2.5C$ $\text{Cap} < 10\text{pF} : Q \geq 200 + 10C$ X7R: $\leq 7.0\%$ * I.R.: $\geq 10\text{V}$, $\geq 1\text{G}\Omega$ or $\text{RxC} \geq 50\Omega\text{-F}$ whichever is smaller.

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES
RELIABILITY TEST CONDITIONS AND REQUIREMENTS

Item	Test Condition	Requirements															
Resistance to Soldering Heat	<ul style="list-style-type: none"> * Solder temperature: $260 \pm 5^{\circ}$ C * Dipping time: 10 ± 1 sec * Preheating: 120 to 150° C for 1 minute before immerse the capacitor in a eutectic solder. * Before initial measurement (Class II only): Perform $150+0/-10^{\circ}$ C for 1 hr and then set for 48 ± 4 hrs at room temp. * Measurement to be made after keeping at room temp. for 24 ± 2 hrs (Class I) or 48 ± 4 hrs (Class II). 	<ul style="list-style-type: none"> * No remarkable damage. * Cap change: NP0: within $\pm 2.5\%$ or 0.25pF whichever is larger X7R: within $\pm 7.5\%$; * 25% max. leaching on each edge. 															
Temperature Cycle	<p>* Conduct the five cycles according to the temperatures and time.</p> <table border="1" data-bbox="332 969 933 1280"> <thead> <tr> <th>Step</th> <th>Temp. ($^{\circ}$C)</th> <th>Time(min)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Min. operating temp.+0/-3</td> <td>30\pm3</td> </tr> <tr> <td>2</td> <td>Room temp.</td> <td>2~3</td> </tr> <tr> <td>3</td> <td>Max. operating temp.+3/-0</td> <td>30\pm3</td> </tr> <tr> <td>4</td> <td>Room temp.</td> <td>2~3</td> </tr> </tbody> </table> <ul style="list-style-type: none"> * Before initial measurement (Class II only): Perform $150+0/-10^{\circ}$ C for 1 hr and then set for 48 ± 4 hrs at room temp. * Measurement to be made after keeping at room temp. for 24 ± 2 hrs (Class I) or 48 ± 4 hrs (Class II). 	Step	Temp. ($^{\circ}$ C)	Time(min)	1	Min. operating temp.+0/-3	30 \pm 3	2	Room temp.	2~3	3	Max. operating temp.+3/-0	30 \pm 3	4	Room temp.	2~3	<ul style="list-style-type: none"> * No remarkable damage. * Cap change: NP0: within $\pm 2.5\%$ or 0.25pF whichever is larger X7R: within $\pm 15\%$ * Q/D.F.: NP0: $\leq 2.0 \times$ Initial requirement X7R: $\leq 1.5 \times$ Initial requirement * I.R. $\geq 0.25 \times$ initial requirement
Step	Temp. ($^{\circ}$ C)	Time(min)															
1	Min. operating temp.+0/-3	30 \pm 3															
2	Room temp.	2~3															
3	Max. operating temp.+3/-0	30 \pm 3															
4	Room temp.	2~3															
Solderability	<ul style="list-style-type: none"> * Solder temperature: $235 \pm 5^{\circ}$ C * Dipping time: 5 ± 0.5 sec. 	75% min. coverage of all metalized area															

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

RECOMMENDED PROFILE CONDITIONS


PREHEAT:

In order to minimize the risk of thermal shock during soldering, a carefully controlled preheat is required. The rate of preheat should not exceed 4°C per second and the final preheat temperature should be within 100°C of the soldering temperature for small chips such as 1206, within 50°C of the soldering temperature for bigger chips such as 1210 and 1808, 1812, etc

SOLDERING

- (1) Use mildly activated rosin RA and RMA fluxes do not use activated flux. The amount of solder in each solder joint should be controlled to prevent the damage of chip capacitors caused by the stress between solder, chips, and substrate.
- (2) Hand soldering with temperature-controlled iron not exceeding 30 watts and diameter of tip less than 1.2 mm is recommended, tip of iron should not contact the ceramic body directly, and the temperature of iron should be set to not more than 260°C.

RECOMMENDED SOLDERING PROFILES



Soldering	Solder Temp.(T) °C	Soldering Time (t)
Reflow	235 – 260 °C	< 15 sec.
Wave	230 – 260 °C	< 5 sec.

Chip Size	ΔT
1206	100 °C
1210, 1808, 1812,	50 °C

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

(3) For bigger chips such as 1210 1808 and 1812, etc. wave soldering and hand soldering are no recommended.

(4) Refer IPC/JEDEC J-STD-020D Method recommended soldering profiles :

Reflow not sooner than 15 minutes and not longer than 4 hrs after removal from the temperature/humidity chamber, subject the sample to 3 cycle of the appropriate reflow conditions as defined as blow Table description.

(5) Lead-free : Soldering temperature = 235 to 260°C, depending on product.

(6) Maximum temperature = Minimum temperature (235°C)+ ΔT + Tolerance for oven process and measurement (5 ~ 7°C)

(7) Time at peak temperature = 10sec, Dwell above 217°C = 90sec, Ramping rate = 3°C/sec(heating) and 6 °C/sec (heating).

COOLING

After soldering, cool the chips and the substrate gradually to room temperature. Natural cooling in air is recommended to minimize stress in the solder joint. A cooling rate not exceeding 4°C per second should be used when forced cooling is necessary.

CLEANING


All flux residues must be removed by using suitable electronic-grade vapor-cleaning solvents to eliminate contamination that could cause electrolytic surface corrosion. Good results can be obtained by using ultrasonic cleaning of the solvent. The choice of the proper system is depends upon many factors such as component mix, flux, and solder paste and assembly method. The ability of the cleaning system to remove flux residues and contamination from under the chips is very important.

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES
PACKAGING STYLE AND QUANTITY

Size	Thickness (Symbol)		Paper Tape		Plastic Tape	
			7" Reel	13" Reel	7" Reel	13" Reel
0805 (2012)	0.50±0.10	N	4,000	15,000		
	0.60±0.10	A	4,000	15,000		
	0.85±0.15	B	4,000	15,000		
	0.85±0.10	T	4,000	15,000		
	1.25±0.15	C			3,000	10,000
1206 (3216)	0.85±0.15	B	4,000	15,000		
	0.85±0.10	T	4,000	15,000		
	0.95±0.10	I			3,000	10,000
	1.15±0.15	J			3,000	10,000
	1.25±0.15	C			3,000	10,000
	1.60±0.15	D			2,000	10,000
	1.60+0.30/-0.10	P			2,000	9,000
1210 (3225)	0.85±0.10	T			3,000	10,000
	0.95±0.10	I			3,000	10,000
	1.25±0.15	C			3,000	10,000
	1.60±0.15	D			2,000	
	2.00±0.20	K			1,000	6,000
	2.50±0.30	M			1,000	6,000
1808 (4520)	1.25±0.15	C			2,000	10,000
	1.10±0.15	F			2,000	10,000
	1.60±0.15	D			2,000	8,000
	2.00±0.20	K			1,000	6,000
1812 (4532)	1.25±0.15	C			1,000	5,000
	1.60±0.15	D			1,000	
	2.00±0.20	K			1,000	
	2.50±0.30	M			500	3,000
	2.80±0.30	U			500	

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

REEL DIMENSION (Unit: mm)




Size Code	0805, 1206, 1210, 1812			1808, 1812
Reel Size	7"	10"	13"	7"
C	13.0+0.5/-0.2	13.0+0.5/-0.2	13.0+0.5/-0.2	13.0+0.5/-0.2
W 1	8.4+1.5/-0	8.4+1.5/-0	8.4+1.5/-0	12.4+2.0/-0
A	178.0±0.10	250.0±1.0	330.0±1.0	178.0±0.10
N	60.5±1.0	100.0±1.0	100±1.0	60.5±1.0


MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

TAPE DIMENSION (Unit: mm)

Paper Tape



Plastic Tape



Size	0805	
Thickness	B	D
A0	1.5 ± 0.20	<1.80
B0	2.3 ± 0.20	<2.70
T	≤1.20	0.23 ± 0.10
K0		
W	8.0 ± 0.30	8.0 ± 0.30
P0	4.0 ± 0.10	4.0 ± 0.10
10xP0	40 ± 0.20	40 ± 0.20
P1	4.0 ± 0.10	4.0 ± 0.10
P2	2.0 ± 0.05	2.0 ± 0.05
D0	1.5+0.1/-0	1.5+0.1/-0
D1		1.0 ± 0.10
E	1.75 ± 0.10	1.75 ± 0.10
F	3.5 ± 0.05	3.5 ± 0.05

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES
TAPE DIMENSION (Unit: mm)

Size	1206			1210	
	B	C,D	G, P	C, D, P, K	M
Thickness					
A0	2.00±0.10	<2.00	<2.00	<3.05	<3.10
B0	3.50±0.10	<3.60	<3.70	<3.80	<4.00
T	0.95±0.05	0.23±0.05	0.23±0.05	0.23±0.05	0.23±0.05
K0	-	<2.50	<2.50	<2.50	<3.50
W	8.00±0.10	8.00±0.10	8.00±0.10	8.00±0.10	8.00±0.10
P0	4.00±0.10	4.00±0.10	4.00±0.10	4.00±0.100	4.00±0.10
10xP0	40.0±0.20	40.00±0.20	40.00±0.20	40.00±0.20	40.0±0.20
P1	4.00±0.10	4.00±0.10	4.00±0.10	4.00±0.10	4.00±0.10
P2	2.00±0.05	2.00±0.05	2.00±0.05	2.00±0.05	2.00±0.05
D0	1.50±0.05	1.50±0.10/-0	1.50±0.10/-0	1.50±0.10/-0	1.50±0.10/-0
D1	-	1.00±0.10	1.00±0.10	1.00±0.10	1.00±0.10
E	1.75±0.10	1.75±0.10	1.75±0.10	1.75±0.10	1.75±0.10
F	3.50±0.05	3.50±0.05	3.50±0.05	3.50±0.05	3.50±0.05

Size	1808, 1812	
	D, G, P	K
Thickness		
A0	<2.50	<2.50
B0	<5.30	<5.30
T	0.25±0.05	0.25±0.05
K0	<2.50	<2.50
W	12.0±0.20	12.0±0.20
P0	4.00±0.10	4.00±0.10
10xP0	40.0±0.20	40.0±0.20
P1	4.00±0.10	4.00±0.10
P2	2.00±0.05	2.00±0.05
D0	1.50±0.10/-0	1.50±0.10/-0
D1	1.50±0.10	1.50±0.10
E	1.75±0.10	1.75±0.10
F	5.50±0.05	5.50±0.05

MULTILAYER CERAMIC CHIP CAPACITORS 1206 SERIES

STORAGE AND HANDLING CONDITIONS

- (1) To store products at 5 to 40°C ambient temperature and 20 to 70% related humidity conditions.
- (2) No harmful gases containing sulfuric acid, ammonia, hydrogen sulfide or chlorine. Packaging should not be opened until the capacitors are required for use. If opened, the pack should be re-sealed as soon as is practicable. Taped product should be stored out of direct sunlight, which might promote deterioration in tape or adhesion performance. The capacitors should be used within one year and checked the solderability before use.
- (3) Don't open the tape until the parts are to be used, use the chips within 3 months after the tape is opened.
- (4) For product of high dielectric constant (Class2 & 3, characteristics B/W & Y), the Electro static capacity changes with the passage of time due to the inherent characteristics of ceramic dielectric materials. The changed capacity reverts to nominal at the temperature it reaches during the soldering process.
- (5) HANDLING : Chip capacitors are dense, hard, brittle, and abrasive materials. They are liable to suffer mechanical damage, in the form of cracks or chips. Chip Capacitors should be handled with care to avoid contamination or damage. To use vacuum or plastic tweezers to pick up or plastic tweezers is recommended for manual placement. Tape and reeled packages are suitable for automatic pick and placement machine.

CAUTIONS

- (1) The corrosive gas reacts on the terminal electrodes of capacitors, and results in the poor solder ability. Do not store the capacitors in the ambience of corrosive gas (e.g., hydrogen sulfide, sulfur dioxide, chlorine, ammonia gas etc.)
- (2) In corrosive atmosphere, solder ability might be degraded, and silver migration might occur to cause low reliability.
- (3) Due to the dewing by rapid humidity change, or the photochemical change of the terminal electrode by direct sun light, the solder ability and electrical performance may deteriorate. Do not store capacitors under direct sunlight or dewing condition. To store products on the shelf and avoid exposure to moisture.

DISCLAIMER

NextGen Component, Inc. reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information

6/18/2023

18