

# XP9452GG-HF


Halogen-Free Product



N-CHANNEL ENHANCEMENT MODE

POWER MOSFET


- ▼ Lower Gate Charge
- ▼ Capable of 2.5V Gate Drive
- ▼ Simple Drive Requirement
- ▼ RoHS Compliant



$BV_{DSS}$	20V
$R_{DS(ON)}$	50m $\Omega$
$I_D$	4A

## Description

XP9452 series are innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.



## Absolute Maximum Ratings @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	20	V
$V_{GS}$	Gate-Source Voltage	$\pm 16$	V
$I_D@T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 4.5\text{V}^3$	4	A
$I_D@T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 4.5\text{V}^3$	2.5	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	12	A
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation	1.25	W
	Linear Derating Factor	0.01	W/ $^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	100	$^\circ\text{C}/\text{W}$

**Electrical Characteristics @ $T_j=25^{\circ}\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	20	-	-	V
$\Delta BV_{DSS}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^{\circ}\text{C}$ , $I_D=1\text{mA}$	-	0.03	-	$V/^{\circ}\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=4A$	-	-	38	$\text{m}\Omega$
		$V_{GS}=4.5V, I_D=4A$	-	-	50	$\text{m}\Omega$
		$V_{GS}=2.5V, I_D=3A$	-	-	80	$\text{m}\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	0.5	-	1.5	V
$g_{fs}$	Forward Transconductance <sup>2</sup>	$V_{DS}=5V, I_D=3A$	-	10	-	S
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=20V, V_{GS}=0V$	-	-	1	$\mu A$
	Drain-Source Leakage Current ( $T_j=70^{\circ}\text{C}$ )	$V_{DS}=16V, V_{GS}=0V$	-	-	25	$\mu A$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 16V, V_{DS}=0V$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge <sup>2</sup>	$I_D=4A$	-	6	10	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS}=16V$	-	1	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge	$V_{GS}=4.5V$	-	2	-	nC
$t_{d(on)}$	Turn-on Delay Time <sup>2</sup>	$V_{DS}=10V$	-	8	-	ns
$t_r$	Rise Time	$I_D=1A$	-	9	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	13	-	ns
$t_f$	Fall Time	$V_{GS}=5V$	-	3	-	ns
$C_{iss}$	Input Capacitance	$V_{GS}=0V$	-	360	570	pF
$C_{oss}$	Output Capacitance	$V_{DS}=20V$	-	80	-	pF
$C_{riss}$	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	65	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	$I_S=1A, V_{GS}=0V$	-	-	1.3	V
$t_{rr}$	Reverse Recovery Time <sup>2</sup>	$I_S=4A, V_{GS}=0V,$	-	18	-	ns
$Q_{rr}$	Reverse Recovery Charge	$di/dt=100A/\mu s$	-	10	-	nC

**Notes:**

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Surface mount on FR4 board,  $t \leq 10s$ .

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.


USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT


DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE


RELIABILITY, FUNCTION OR DESIGN.




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**



**Fig 5. Forward Characteristic of Reverse Diode**



**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform

**MARKING INFORMATION**