# Embedded Package on Package ePOP 

$e \bullet \mathrm{MMC}^{\mathrm{TM}} 5.1 \mathrm{HS} 400+$ LPDDR3

## 08EP08-N3GTC32-GA67

Datasheet<br>v1.1

Kingston Digital Inc.

## Contents

Section $1 \quad$ Product Overview \& Packaging<br>Section $2 \quad$ Embedded Multi-Media Card<br>Section $3 \quad$ Low Power Double Data Rate DRAM (LPDDR3)<br>Section $4 \quad$ Revision History

## Section 1

## Product Overview \& Packaging

## Product Features

- Embedded Multi-Media storage and LPDDR3 DRAM combined into a single Multi-Chip package
- Package: JEDEC 136 ball FBGA Type $-10.0 \mathrm{~mm} \times 10.0 \mathrm{~mm} x$ (Max 0.85 mm )
- Operating temperature range: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Introduction

The ePOP device is a Multi-Chip Package Memory device which combines JEDEC, JESD84-B51, embedded MultiMediaCard ( $\mathrm{e} \bullet \mathrm{MMC}^{\text {TM }}$ ) and Low Power DDR3 Synchronous Dynamic RAM (JESD209-3B). The e•MMC ${ }^{\text {TM }}$ part is an embedded flash memory storage solution with an $\mathrm{e} \cdot \mathrm{MMC}^{\mathrm{TM}}$ interface. The $\mathrm{e} \cdot \mathrm{MMC}{ }^{\mathrm{TM}}$ controller directly manages NAND flash, including error control, wear-leveling, IOPS optimization and read sensing.

The device is suitable for use in data memory of mobile communication systems to reduce not only PCB size but also power consumption. This device is available in 136-ball FBGA Type.

Table 1-1 Device Summary

| Product <br> Part number | NAND <br> Density | DRAM <br> Density | CH \& CS <br> DRAM | Package | Nominal Operating <br> voltage |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $08 \mathrm{EP} 08-\mathrm{N} 3 \mathrm{GTC} 32-\mathrm{GA} 67$ | 08 GB | 08 Gb | $1 \mathrm{CH}, 2 \mathrm{CS}$ | FBGA 136 | $\mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{VCCQ}=1.8 \mathrm{~V} / 3.3 \mathrm{~V}$, <br> VDD1 $=1.8 \mathrm{~V}$, <br> VDD2, VDDQ $=1.2 \mathrm{~V}$ |

## Device Block Diagram



Figure 1-1 Device Block Diagram


Figure 1-2 LPDDR3 Block Diagram

## Operating Temperature Range

Table 1-2 Device Operating Temperature

| Parameter | Rating | Unit | Note |
| :---: | :---: | :---: | :---: |
| Operating temperature | $-25 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |  |

Package Mechanical
$10.0 \times 10.0 \times$ (Max 0.85 mm )
Table 1-3 Device Package Dimensions


| SYMBOL | DIMENSION IN MM |  |  | DIMENSION IN INCH |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.71 | 0.78 | 0.85 | 0.028 | 0.031 | 0.033 |
| A1 | 0.23 | 0.28 | 0.33 | 0.009 | 0.011 | 0.013 |
| A2 | 0.44 | 0.50 | 0.56 | 0.018 | 0.020 | 0.023 |
| b | 0.30 | 0.35 | 0.40 | 0.012 | 0.014 | 0.016 |
| D | 9.90 | 10.00 | 10.10 | 0.390 | 0.394 | 0.398 |
| E | 9.90 | 10.00 | 10.10 | 0.390 | 0.394 | 0.398 |
| e | 0.50 BSC. |  |  | 0.020 BSC. |  |  |
| JEDEC | M0-273(REF.)/MM |  |  |  |  |  |
| aaa | 0.10 |  |  |  |  |  |
| bbb | 0.10 |  |  |  |  |  |
| ddd | 0.08 |  |  |  |  |  |
| eee | 0.15 |  |  |  |  |  |
| fff | 0.05 |  |  |  |  |  |
| N | SE (mm) |  | SD (mm) | E1 (mm) |  | D1 (mm) |
| 136L | 0.00 BSC . |  | 0.00 BSC . | 9.00 BSC . |  | 9.00 BSC . |

## Ball Assignment (136 ball)



ASSIGNMENT (TOP VIEW)

Device Marking

## Kingston

240xxxx-xxx.xxxxxx YYWW

XXXXXXX-XXXX

XXXXXXX
TAIWAN

Kingston logo<br>240xxxx-xxx.xxxxxx : Internal control number<br>YYWW : Date code (YY-Last 2 digital of year, WW- Work week)<br>PPPPPPPP : Internal control number<br>xxxxxxx-xxxx Sales P/N<br>xxxxxxx : Internal control number<br>Country: TAIWAN

## Section 2

## Embedded Multi-Media Card (e•MMC 5.1)

## Product Features

- Packaged managed NAND flash memory with $e \cdot \mathrm{MMC}^{\mathrm{TM}} 5.1$ interface
- Backward compatible with all prior $e \cdot \mathrm{MMC}^{\mathrm{TM}}$ specification revisions
- Operating voltage range:
- $\mathrm{VCCQ}=3.3 \mathrm{~V} / 1.8 \mathrm{~V}$
- $\mathrm{VCC}=3.3 \mathrm{~V}$
- Operating Temperature ( $\mathrm{T}_{\text {case }}$ ) -25 C to +85 C
- Storage Temperature - 40 C to +85 C
- Compliant with e•MMC ${ }^{\text {TM }} 5.1$ JEDEC Standard Number JESD84-B51


## e•MMC ${ }^{\text {TM }}$ Specific Feature Support

- High-speed $e \cdot \mathrm{MMC}^{\text {TM }}$ protocol
- Variable clock frequencies of $0-200 \mathrm{MHz}$
- Ten-wire bus interface (clock, 1 bit command, 8 bit data bus) with an optional hardware reset
- Supports three different data bus widths: 1 bit(default), 4 bits, 8 bits
- Bus Modes:
- Single data transfer rate: up to $52 \mathrm{MB} / \mathrm{s}$ (using 8 parallel data lines at 52 MHz )
- Dual data rate mode (DDR-104) : up to $104 \mathrm{MB} / \mathrm{s} @ 52 \mathrm{MHz}$
- High speed, single data rate mode (HS-200) : up to $200 \mathrm{MB} / \mathrm{s}$ @ 200 MHz
- High speed, dual data rate mode (HS-400) : up to $400 \mathrm{MB} / \mathrm{s} @ 200 \mathrm{MHz}$
- Supports alternate boot operation mode to provide a simple boot sequence method
- Supports SLEEP/AWAKE (CMD5)
- Host initiated explicit sleep mode for power saving
- Enhanced write protection with permanent and partial write protection options
- Multiple user data partition with enhanced attribute for increased reliability
- Error free memory access
- Cyclic Redundancy Code (CRC) for reliable command and data communication
- Internal error correction code (ECC) for improved data storage integrity
- Internal enhanced data management algorithm
- Data protection for sudden power failure during program operations
- Security
- Secure block erase commands
- Enhanced write protection with permanent and partial protection options
- Power off notification
- Field firmware update (FFU)
- Production state awareness
- Device health report
- Command queuing
- Enhanced strobe
- Cache flushing report
- Cache barrier
- Background operation control \& High Priority Interrupt (HPI)
- RPMB throughput improvement
- Secure write protection
- Pre EOL information
- Optimal size


## Product Description

Kingston's $\mathrm{e} \cdot \mathrm{MMC}^{\text {TM }}$ products conform to the JEDEC $\mathrm{e} \cdot \mathrm{MMC}^{\text {тМ }} 5.1$ standard. These devices are an ideal universal storage solution for many commercial and industrial applications. In a single integrated packaged device, e•MMC ${ }^{\text {TM }}$ combines triple-level cell (TLC) NAND flash memory with an onboard $\mathrm{e} \cdot \mathrm{MMC}^{\text {TM }}$ controller, providing an industry standard interface to the host system. The integrated e $\cdot \mathrm{MMC}^{\mathrm{TM}}$ controller directly manages NAND flash media which relieves the host processor of these tasks, including flash media error control, wear-leveling, NAND flash management and performance optimization. Future revision to the JEDEC $\cdot \bullet \mathrm{MMC}^{\mathrm{TM}}$ standard will always maintain backward compatibility. The industry standard interface to the host processor ensures compatibility across future NAND flash generations as well, easing product sustainment throughout the product life cycle.

## Device Performance

Table 2-1 below provides sequential read and write speeds for all capacities. Performance numbers can vary under different operating conditions. Values are given at HS400 bus mode.

| Product | Typicalvalue |  |
| :---: | :---: | :---: |
|  | ReadSequential(MB/s) | Write Sequential (MB/s) |
| 08EP08-N3GTC32-GA67 | 280 | 110 |

Note 1: Values given for an 8 -bit bus width, running HS 400 mode from KSI proprietary tool, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCQ}}=1.8 \mathrm{~V}$.
Note 2: For performance numbers under other test conditions, please contact KSI representatives.
Note 3: Performance numbers might be subject to changes without notice.

| Product | Dynamic booster value |  |
| :---: | :---: | :---: |
|  | Read Sequential (MB/s) | Write Sequential (MB/s) |
| $08 E P 08-N 3 G T C 32-G A 67$ | 280 | 115 |

Note 1: KSI adopt force-PSA for one-third user capacity in eMMC first write-cycle, Values is measured by KSI proprietary tool with 8-bits bus width and DDR 200 MHz , without file system over head.
Note 2: PSA refer to JESD84-B51 6.6.17

Table 2-1 - Sequential Read / Write Performance

## Power Consumption

Device current consumption for various device configurations is defined in the power class fields of the EXT_CSD register. Power consumption values are summarized in Table 2-2 below.

| Product | Read(mA) |  | Write(mA) |  | Standby(mA) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VCCQ(1.8V) | VCC(3.3V) | VCCQ(1.8V) | VCC(3.3V) | VCCQ(1.8V) | VCC(3.3V) |
| 08EP08-N3GTC32-GA67 | 99.44 | 88.37 | 34.44 | 48.32 | 0.050 | 0.035 |

Note 1: Values given for an 8 -bit bus width, a clock frequency of 200 MHz DDR mode, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{ccQ}}=1.8 \mathrm{~V} \pm 5 \%$
Note 2: Standby current is measure at $\mathrm{Vcc}=3.3 \mathrm{~V} \pm 5 \%, 8$-bit bus width without clock frequency.
Note 3: Current numbers might be subject to changes without notice.

## Table 2-2 - Device Power Consumption

## Device and Partition Capacity

The device NAND flash capacity is divided across two boot partitions ( 4096 KB each), a Replay Protected Memory Block (RPMB) partition ( 4096 KB ), and the main user storage area. Four additional general purpose storage partitions can be created from the user partition. These partitions can be factory preconfigured or configured in-field by following the procedure outlined in section 6.2 of the JEDEC e $\cdot \mathrm{MMC}^{\mathrm{TM}}$ specification JESD84-B51. A small portion of the NAND storage capacity is used for the storage of the onboard controller firmware and mapping tables. Additionally, several NAND blocks are held in reserve to boost performance and extend the life of the e $\cdot \mathrm{MMC}^{\mathrm{TM}}$ device. Table 2-3dentifies the specific capacity of each partition. This information is reported in the device EXT_CSD register. The contents of this register are also listed in the Appendix.

| Product | User density | Boot partition 1 | Boot partition 2 | RPMB |
| :---: | :---: | :---: | :---: | :---: |
| 8GB | 7851737088 Bytes | 4096 KB | 4096 KB | 4096 KB |

Table 2-3 - Partition Capacity
Table 2-4- $\mathrm{e}^{\bullet}$ MMC ${ }^{\text {TM }}$ Operating Voltage

| Parameter | Symbol | Min | Nom | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage(NAND) | $\mathrm{V}_{\mathrm{CC}}$ | 2.7 | 3.3 | 3.6 | V |
| Supply voltage(I/O) | $\mathrm{V}_{\mathrm{CCQ}}{ }^{(1)}$ | 2.7 | 3.3 | 3.6 | V |
|  |  | 1.7 | 1.8 | 1.95 | V |
| Supply power-up for 3.3V | t $_{\text {PRUH }}$ |  |  | 35 | ms |
| Supply power-up for 1.8V | t $_{\text {PRUL }}$ |  |  | 25 | ms |

Note $1: \mathrm{V}_{\mathrm{CCQ}}(\mathrm{I} / \mathrm{O}) 3.3$ volt range is not supported while operating in HS200 \& HS400 modes

## $\mathbf{e}^{\bullet}$ MMC $^{\text {тM }}$ Bus Modes

Kingston $\mathrm{e} \cdot \mathrm{MMC}^{\mathrm{TM}}$ devices support all bus modes defined in the JEDEC $\mathrm{e} \cdot \mathrm{MMC}^{\mathrm{TM}} 5.1$ specification. These modes are summarized in Table 2-5 below.

Table 2-5- $\mathbf{e}^{\bullet}$ MMC $^{\text {TM }}$ Bus Modes

| Mode | Data Rate | IO Voltage | Bus Width | CLK Frequency | Maximum Data <br> Bus Throughput |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Legacy MMC | Single | $3.3 \mathrm{~V} / 1.8 \mathrm{~V}$ | $1,4,8$ | $0-26 \mathrm{MHz}$ | $26 \mathrm{MB} / \mathrm{s}$ |
| High Speed SDR | Single | $3.3 \mathrm{~V} / 1.8 \mathrm{~V}$ | 4,8 | $0-52 \mathrm{MHz}$ | $52 \mathrm{MB} / \mathrm{s}$ |
| High Speed DDR | Dual | $3.3 \mathrm{~V} / 1.8 \mathrm{~V}$ | 4,8 | $0-52 \mathrm{MHz}$ | $104 \mathrm{MB} / \mathrm{s}$ |
| HS200 | Single | 1.8 V | 4,8 | $0-200 \mathrm{MHz}$ | $200 \mathrm{MB} / \mathrm{s}$ |
| HS400 | Dual | 1.8 V | 8 | $0-200 \mathrm{MHz}$ | $400 \mathrm{MB} / \mathrm{s}$ |

## Signal Description

Table 2-6a-e ${ }^{-}$MMC $^{\text {TM }}$ Signals

| Name | Type | Description |
| :---: | :---: | :--- |
| CLK | I | Clock: Each cycle of this signal directs a one bit transfer on the command <br> and either a one bit (1x) or a two bits transfer (2x) on all the data lines. The <br> frequency may vary between zero and the maximum clock frequency. |
|  |  | Data: These are bidirectional data channels. The DAT signals operate in <br> push-pull mode. These bidirectional signals are driven by either the <br> e•MMCTM device or the host controller. By default, after power up or reset, <br> only DAT0 is used for data transfer. A wider data bus can be configured for <br> data transfer, using either DAT0-DAT3 or DAT0-DAT7, by the e $\bullet$ MMC |
| DATM:0] | I/O/PP |  |
| host controller. The e $\bullet$ MMCTM device includes internal pull-ups for data |  |  |
| lines DAT1-DAT7. Immediately after entering the 4-bit mode, the device |  |  |
| disconnects the internal pull ups of lines DAT1, DAT2, and DAT3. |  |  |
| Correspondingly, immediately after entering to the 8-bit mode, the device |  |  |
| disconnects the internal pull-ups of lines DAT1-DAT7. |  |  |

Table 2-6b - e•MMC ${ }^{\text {TM }}$ Signals (continued)

| Name | Type | Description |
| :---: | :---: | :---: |
| CMD | I/O/PP/OD | Command: This signal is a bidirectional command channel used for device initialization and transfer of commands. The CMD signal has two operation modes: open-drain for initialization mode, and push-pull for fast command transfer. Commands are sent from the $\mathrm{e} \cdot \mathrm{MMC}^{\mathrm{TM}}$ host controller to the $\mathrm{e} \cdot \mathrm{MMC}^{\text {тМ }}$ device and responses are sent from the device to the host. |
| DS | O | This signal is generated by the device andused for output in HS400 mode. The frequency of this signal follows the frequency of CLK. For data outputeach cycle of this signal directs two bits transfer(2x) on the data - one bit for positive edge and the other bit for negativeedge. For CRC status responseoutput and CMD response output (enabled only HS400 enhanced strobe mode), the CRC status and CMD Response are la tched on the positiveedge only, and don't care on thenegative edge. |
| RST_n | I | Hardware Reset: By default, hardware reset is disa bled and must be enabled in the EXT_CSD register if used. Otherwise, it can be left un-connected. |
| RFU | - | Reserved for future use: These pinsare not internally connected. Leave floating |
| NC | - | Not Connected: These pins are not internally connected. Signa ls can be routed through these balls to ease printed circuit board design. See Kingston's Design Guidelines for further details. |
| VSF | - | Vendor Specific Function: These pins are not internally connected |
| Vddi | - | Internal Volta ge Node: Note that this is not a power supply input. This pin provides access to the output of an internal voltage regulator to allow for the connection of an external Creg ca pacitor. See Kingston's Design Guidelines for further details. |
| Vce | S | Supply voltage for core |
| Vceq | S | Supply voltage for I/O |
| Vss | S | Supply ground forcore |
| Vssq | S | Supply ground for I/O |
| Note: I=Input; O=Ouput; PP=Push-Pull; OD=Open_Drain; NC=Not Connected(or logical high); S=Power Supply |  |  |

## Design Guidelines

Design guidelines are outlined in a separate document. Contact your KSI Representative for more information.

## Card Identification Register (CID)

The Card Identification (CID) register is a 128 -bit register that contains device identification information used during the $e \cdot \mathrm{MMC}^{\mathrm{TM}}$ protocol device identification phase. Refer to JEDEC Standard Specification No.JESD84-B51 for details.

| Field | Byte | Value |
| :---: | :---: | :---: |
| MID | $[127: 120]$ | $0 \times 70$ |
| reserved | $[119: 114]$ | $0 \times 00$ |
| CBX | $[113: 112]$ | $0 \times 01$ |
| OID | $[111: 104]$ | $0 \times 00$ |
| PNM | $[103: 56]$ | JU8MP8 |
| PRV | $[55: 48]$ | $0 x 67$ |
| PSN | $[47: 16]$ | Random |
| MDT | $[15: 8]$ | month, year |
| CRC | $[7: 1]$ | Follows JEDEC Standard |
| reserved | $[0: 0]$ | $0 x 01$ |

## Card Specific Data Register [CSD]

The Card-Specific Data (CSD) register provides information on how to access the contents stored in $e \cdot \mathrm{MMC}^{\mathrm{TM}}$. The CSD registers are used to define the error correction type, maximum data access time, data transfer speed, data format...etc. For details, refer to section 7.3 of the JEDEC Standard Specification No.JESD84-B51.

| Field | Byte | Value |
| :---: | :---: | :---: |
| CSD Structure | [127:126] | 0x03 (V2.0) |
| SPEC_VER | [125:122] | 0x04 (V4.0~4.2) |
| reserved | [121:120] | 0x00 |
| TAAC | [119:112] | 0x4F (40ms) |
| NSAC | [111:104] | 0x01 |
| TRAN_SPEED | [103:96] | 0x32 (26Mbit/s) |
| CCC | [ 95:84] | 0x8F5 |
| READ_BL_LEN | [ 83:80] | 0x09 (512 Bytes) |
| READ_BL_PARTIAL | [79:79] | 0x00 |
| WRITE_BLK_MISALIGN | [78:78] | 0x00 |
| READ_BLK_MISALIGN | [77:77] | 0x00 |
| DSR_IMP | [76:76] | 0x00 |
| reserved | [75:74] | 0x00 |
| C_SIZE | [73:62] | 0xFFF |
| VDD_R_CURR_MIN | [ 61:59] | 0x07 ( 100 mA ) |
| VDD_R_CURR_MAX | [ 58:56] | 0x07 (200mA) |
| VDD_W_CURR_MIN | [55:53] | 0x07 ( 100 mA ) |
| VDD_W_CURR_MAX | [ 52:50] | 0x07 (200mA) |
| C_SIZE_MULT | [ 49:47] | 0x07 (512 Bytes) |
| ERASE_GRP_SIZE | [ 46:42] | 0x1F |
| ERASE_GRP_MULT | [41:37] | 0x1F |
| WP_GRP_SIZE | [36:32] | 0x0F |
| WP_GRP_ENABLE | [31:31] | 0x01 |
| DEFAULT_ECC | [30:29] | 0x00 |
| R2W_FACTOR | [28:26] | 0x02 |
| WRITE_BL_LEN | [25:22] | 0x09 (512 Bytes) |
| WRITE_BL_PARTIAL | [21:21] | 0x00 |
| reserved | [20:17] | 0x00 |
| CONTENT_PROT_APP | [ 16:16] | 0x00 |
| FILE_FORMAT_GRP | [ 15:15] | 0x00 |
| COPY | [14:14] | 0x00 |
| PERM_WRITE_PROTECT | [ 13:13] | 0x00 |
| TMP_WRITE_PROTECT | [ 12:12] | 0x00 |
| FILE_FORMAT | [11:10] | 0x00 |


| Field | Byte | Value |
| :---: | :---: | :---: |
| ECC | $[9: 8]$ | $0 \times 00$ |
| CRC | $[7: 1]$ | Follow JEDEC Standard |
| reserved | $[0: 0]$ | $0 \times 01$ |

## Extended Card Specific Data Register [EXT_CSD]

The Extended CSD register defines the Device properties and selected modes. It is 512 bytes long. The most significant 320 bytes are the Properties segment, which defines the Device capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the Device is working in. These modes can be changed by the host by means of the SWITCH command. For details, refer to section 7.4 of the JEDEC Standard Specification No.JESD84-B51.

| Name | Width <br> (Bytes) | Description | Implementation |
| :--- | :---: | :--- | :---: |
| CID | 16 | Device Identificationnumber, an individual number for identification. | Mandatory |
| RCA | 2 | Relative Device Address is the Device system address, dy namically <br> assigned by thehostduring initia lization. | Mandatory |
| DSR | 2 | Driver Sta ge Register, to configure the Device's outputdrivers. | Optional |
| CSD | 16 | Device Specific Data, infomation about the Deviceoperation conditions. | Mandatory |
| OCR | 4 | Operation Conditions Register. Used bya specialbroadcast command to <br> identify the voltage type of the Device. | Mandatory |
| EXT_CSD | 512 | Extended Device Specific Data. Contains information about the Device <br> capabilities and selected modes. Introduced in standard v4.0 | Mandatory |

Table 2-6 eMMC Registers

| Field | Byte | Value |
| :---: | :---: | :---: |
| Reserved | [511:506] | 0 |
| EXT_SECURITY_ERR | [505:505] | 0x00 |
| S_CMD_SET | [504:504] | 0x01 |
| HPI_FEATURES | [503:503] | 0x01 |
| BKOPS_SUPPORT | [502:502] | 0x01 |
| MAX_PACKED_READS | [501:501] | 0x3F |
| MAX_PACKED_WRITES | [500:500] | 0x20 |
| DATA_TAG_SUPPORT | [499:499] | 0x01 |
| TAG_UNIT_SIZE | [498:498] | 0x03 |
| TAG_RES_SIZE | [497:497] | 0x00 |
| CONTEXT_CAPABILITIES | [496:496] | 0x05 |
| LARGE_UNIT_SIZE_M1 | [495:495] | 0x23 |
| EXT SUPPORT | [494:494] | 0x03 |
| SUPPORTED_MODES | [493:493] | 0x01 |
| FFU_FEATURES | [492:492] | 0x00 |
| OPERATION_CODE_TIMEOUT | [491:491] | 0x00 |
| FFU_ARG | [490:487] | 65535 |
| BARRIER_SUPPORT | [486:486] | 0x01 |
| Reserved | [485:309] | 0 |
| CMDQ_SUPPORT | [308:308] | 0x01 |
| CMDQ_DEPTH | [307:307] | 0x1F |
| Reserved | [306:306] | 0x00 |
| NUMBER_OF_FW_SECTORS_CORRECTLY_PROGRAMMED | [305:302] | 0 |
| VENDOR_PROPRIETARY_HEALTH_REPORT | [301:270] | 0 |
| DEVICE_LIFE_TIME_EST_TYP_B | [269:269] | 0x01 |
| DEVICE_LIFE_TIME_EST_TYP_A | [268:268] | 0x01 |
| PRE_EOL_INFO | [267:267] | 0x01 |
| OPTIMAL_READ_SIZE | [266:266] | 0x01 |
| OPTIMAL_WRITE_SIZE | [265:265] | 0x08 |
| OPTIMAL_TRIM_UNIT_SIZE | [264:264] | 0x01 |
| DEVICE_VERSION | [263:262] | 0 |
| FIRMWARE_VERSION | [261:254] | 0x67 |
| PWR_CL_DDR_200_360 | [253:253] | 0x00 |
| CACHE_SIZE | [252:249] | 512 |
| GENERIC_CMD6_TIME | [248:248] | 0x32 |
| POWER_OFF_LONG_TIME | [247:247] | 0xFF |
| BKOPS_STATUS | [246:246] | 0x00 |
| CORRECTLY_PRG_SECTORS_NUM | [245:242] | 0 |
| INI_TIMEOUT_AP | [241:241] | 0x64 |
| CACHE_FLUSH_POLICY | [240:240] | 0x01 |


| Field | Byte | Value |
| :---: | :---: | :---: |
| PWR_CL_DDR_52_360 | [239:239] | 0x00 |
| PWR_CL_DDR_52_195 | [238:238] | 0x00 |
| PWR_CL_200_195 | [237:237] | 0x00 |
| PWR_CL_200_130 | [236:236] | 0x00 |
| MIN_PERF_DDR_W_8_52 | [235:235] | 0x00 |
| MIN_PERF_DDR_R_8_52 | [234:234] | 0x00 |
| Reserved | [233:233] | 0x00 |
| TRIM_MULT | [232:232] | 0x05 |
| SEC_FEATURE_SUPPORT | [231:231] | 0x55 |
| SEC_ERASE_MULT | [230:230] | 0xF7 |
| SEC_TRIM_MULT | [229:229] | 0xF7 |
| BOOT_INFO | [228:228] | 0x07 |
| Reserved | [227:227] | 0x00 |
| BOOT_SIZE_MULT | [226:226] | 0x20 |
| ACC_SIZE | [225:225] | 0x07 |
| HC_ERASE_GRP_SIZE | [224:224] | 0x01 |
| ERASE_TIMEOUT_MULT | [223:223] | 0x05 |
| REL_WR_SEC_C | [222:222] | $0 \times 01$ |
| HC WP GRP SIZE | [221:221] | 0x10 |
| S_C_VCC | [220:220] | 0x08 |
| S_C_VCCQ | [219:219] | 0x08 |
| PRODUCTION_STATE_AWARENESS_TIMEOUT | [218:218] | 0x14 |
| S_A_TIMEOUT | [217:217] | 0x15 |
| SLEEP_NOTIFICATION_TIME | [216:216] | 0x0F |
| SEC_COUNT | [215:212] | 15335424 |
| SECURE_WP_INFO | [211:211] | 0x01 |
| MIN_PERF_W_8_52 | [210:210] | 0x08 |
| MIN_PERF_R_8_52 | [209:209] | 0x08 |
| MIN_PERF_W_8_26_4_52 | [208:208] | 0x08 |
| MIN_PERF_R_8_26_4_52 | [207:207] | 0x08 |
| MIN_PERF_W_4_26 | [206:206] | 0x08 |
| MIN_PERF_R_4_26 | [205:205] | 0x08 |
| Reserved | [204:204] | 0x00 |
| PWR_CL_26_360 | [203:203] | 0x00 |
| PWR_CL_52_360 | [202:202] | 0x00 |
| PWR_CL_26_195 | [201:201] | 0x00 |
| PWR_CL_52_195 | [200:200] | 0x00 |
| PARTITION_SWITCH_TIME | [199:199] | 0x03 |
| OUT_OF_INTERRUPT_TIME | [198:198] | 0xFF |
| DRIVER_STRENGTH | [197:197] | 0x1F |
| DEVICE_TYPE | [196:196] | 0x57 |


| Field | Byte | Value |
| :---: | :---: | :---: |
| Reserved | [195:195] | 0x00 |
| CSD_STRUCTURE | [194:194] | 0x02 |
| Reserved | [193:193] | 0x00 |
| EXT_CSD_REV | [192:192] | 0x08 |
| CMD_SET | [191:191] | 0x00 |
| Reserved | [190:190] | 0x00 |
| CMD_SET_REV | [189:189] | 0x00 |
| Reserved | [188:188] | 0x00 |
| POWER_CLASS | [187:187] | 0x00 |
| Reserved | [186:186] | 0x00 |
| HS_TIMING | [185:185] | 0x01 |
| STROBE_SUPPORT | [184:184] | 0x01 |
| BUS_WIDTH | [183:183] | 0x02 |
| Reserved | [182:182] | 0x00 |
| ERASED_MEM_CONT | [181:181] | 0x00 |
| Reserved | [180:180] | 0x00 |
| PARTITION_CONFIG | [179:179] | 0x00 |
| BOOT_CONFIG_PROT | [178:178] | 0x00 |
| BOOT_BUS_CONDITIONS | [177:177] | 0x00 |
| Reserved | [176:176] | 0x00 |
| ERASE_GROUP_DEF | [175:175] | 0x00 |
| BOOT_WP_STATUS | [174:174] | 0x00 |
| BOOT_WP | [173:173] | 0x00 |
| Reserved | [172:172] | 0x00 |
| USER_WP | [171:171] | 0x00 |
| Reserved | [170:170] | 0x00 |
| FW_CONFIG | [169:169] | 0x00 |
| RPMB_SIZE_MULT | [168:168] | 0x20 |
| WR_REL_SET | [167:167] | 0x00 |
| WR_REL_PARAM | [166:166] | 0x15 |
| SANITIZE_START | [165:165] | 0x00 |
| BKOPS_START | [164:164] | 0x00 |
| BKOPS_EN | [163:163] | 0x00 |
| RST_n_FUNCTION | [162:162] | 0x00 |
| HPI_MGMT | [161:161] | 0x00 |
| PARTITIONING_SUPPORT | [160:160] | 0x07 |
| MAX_ENH_SIZE_MULT | [159:157] | 936 |
| PARTITIONS_ATTRIBUTE | [156:156] | 0x01 |
| PARTITION_SETTING_COMPLETED | [155:155] | 0x01 |
| GP_SIZE_MULT_4 | [154:152] | 0 |


| Field | Byte | Value |
| :---: | :---: | :---: |
| GP_SIZE_MULT_3 | [151:149] | 0 |
| GP_SIZE_MULT_2 | [148:146] | 0 |
| GP_SIZE_MULT_1 | [145:143] | 0 |
| ENH_SIZE_MULT | [142:140] | 936 |
| ENH_START_ADDR | [139:136] | 0 |
| Reserved | [135:135] | 0x00 |
| SEC_BAD_BLK_MGMNT | [134:134] | 0x00 |
| PRODUCTION_STATE_AWARENESS | [133:133] | 0x00 |
| TCASE_SUPPORT | [132:132] | 0x00 |
| PERIODIC_WAKEUP | [131:131] | 0x00 |
| PROGRAM _CID_CSD_DDR_SUPPORT | [130:130] | 0x01 |
| Reserved | [129:128] | 0 |
| VENDOR_SPECIFIC_FIELD | [127:63] | N/A |
| USE_NATIVE_SECTOR | [ 62:62] | 0x00 |
| DATA_SECTOR_SIZE | [61:61] | 0x00 |
| INI_TIMEOUT_EMU | [ 60:60] | 0x00 |
| CLASS_6_CTRL | [ 59:59] | 0x00 |
| DYNCAP_NEEDED | [58:58] | 0x00 |
| EXCEPTION_EVENTS_CTRL | [ 57:56] | 0 |
| EXCEPTION_EVENTS_STATUS | [ 55:54] | 0 |
| EXT_PARTITIONS_ATTRIBUTE | [ 53:52] | 0 |
| CONTEXT_CONF | [51:37] | 0 |
| PACKED_COMMAND_STATUS | [ 36:36] | 0x00 |
| PACKED_FAILURE_INDEX | [ 35:35] | 0x00 |
| POWER_OFF_NOTIFICATION | [34:34] | 0x00 |
| CACHE_CTRL | [ 33:33] | 0x00 |
| FLUSH_CACHE | [32:32] | 0x00 |
| BARRIER_CTRL | [31:31] | 0x00 |
| MODE_CONFIG | [ 30:30] | 0x00 |
| MODE_OPERATION_CODES | [ 29:29] | 0x00 |
| Reserved | [28:27] | 0 |
| FFU_STATUS | [ 26:26] | 0x00 |
| PRE_LOADING_DATA_SIZE | [25:22] | 0 |
| MAX_PRE_LOADING_DATA_SIZE | [21:18] | 4866048 |
| PRODUCT_STATE_AWARENESS_ENABLEMENT | [17:17] | 0x01 |
| SECURE_REMOVAL_TYPE | [16:16] | 0x39 |
| CMDQ_MODE_EN | [ 15:15] | 0x00 |
| Reserved | [ 14:0 ] | 0 |

## Section 3

## Low Power Double Data Rate 3 (LPDDR3 SDRAM)

## 8Gb(4Gbx2) DDP LPDDR3 SDRAM

## Product Features

## LPDDR3

-Ultra-low voltage core and I/O power supplies

- VDD1 = 1.70-1.95V; 1.8V nominal
- VDD2 $=1.14-1.30 \mathrm{~V} ; 1.2 \mathrm{~V}$ nominal
- VDDQ = 1.14-1.30V; 1.2V nominal
- Organization
-16 M words $\times 32$ bits $\times 8$ banks
- JEDECLPDDR3-compliant
-4KB page size ( $\times 32$ bits)
- Row address: R0 to R13 ( $\times 32$ bits)
- Column address: C0 to C9
- Frequency range
- 1600Mbps Max
- 8n prefetch DDR architecture
- 8 internal banks per channel for concurrent operation
- Single-data-rate CMD/ADR entry
- Bidirectional/differential data strobe per byte lane
- Programmable READ and WRITE latencies (RL/WL)
- Programmable and on-the-fly burst lengths (BL =8)
- Directed per-bank refresh for concurrent bank operation and ease for command scheduling
- On-chip temperature sensor to control self refresh rate
- Partial-array self refresh (PASR)
- Selectable output drive strength (DS)
- Clock-stop capability
- Operating temperature range
$-\mathrm{TC}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Product Description

The LPDDR3 portion of the device is fully compatible with the JEDEC Standard Specification No.JESD209-3B. This datasheet describes the key and specific features of the LPDDR3. Any additional information required to interface the device to a host system and all the practical methods for device detection and access can be found in the proper sections of the JEDEC Standard Specification.

## LPDDR3 Interface

## Pin Function and Descriptions

Table 3-1 - Pin Function and Descriptions

| Name | Type | Description |
| :---: | :---: | :---: |
| CK_t, CK_c | Input | Clock: CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK_t. Single Data Rate (SDR) inputs, CS_n and CKE, are sampled at the positive Clock edge. <br> Clock is defined as the differential pair, CK_t and CK_c. The positive Clock edge is defined by the crosspoint of a rising CK_t and a falling CK_c. The negative Clock edge is defined by the crosspoint of a falling CK_t and a rising CK_c. |
| CKE | Input | Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. |
| CS_n | Input | Chip Select: CS_n is considered part of the command code. See Command Truth Table for command code descriptions. CS_n is sampled at the positive Clock edge. |
| CA0-CA9 | Input | DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. |
| $\begin{array}{\|l\|} \hline \text { DQ0 - DQ15 (x16) } \\ \text { DQ0 - DQ31(x32) } \\ \hline \end{array}$ | I/O | Data Inputs/Output: Bi-directional data bus |
| $\begin{aligned} & \hline \text { DQS0_t,DQS0_c, } \\ & \text { DQS1_t,DQS1_c } \mathrm{x} 16) \\ & \text { DQS0_t- DQS3_t, } \\ & \text { DQS0_c -DQS3_c }(\mathrm{x} 32) \end{aligned}$ | I/O | Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write dat a) and differential (DQS_t and DQS_c). It is output with read data and input with write data. DQ S_t is edgealigned to read data and centered with write data. <br> For x16, DQS0_t and DQS0_c correspond to the data on DQ0-DQ7; DQ S1_t and DQS1_c to the data on DQ8 DQ15. <br> For x32 DQS0_t and DQS0_c correspond to the data on DQ0-DQ7, DQS1_t and DQS1_c to the data on DQ8 DQ15, DQS2_t and DQS2_c to the data on DQ16 - DQ23, DQS3_t and DQS3_c to the data on DQ24-DQ31. |
| $\begin{aligned} & \text { DM0-DM1 (x16) } \\ & \text { DM0-DM3 (x32) } \end{aligned}$ | Input | Input Data Mask: DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS_t. Although DM is for input only, the DM loading shall match the DQ and DQS_t (or DQS_c). <br> For x 16 and x 32 devices, DM0 is the input data mask signal for the data on DQ0-7. DM1 is the input data mask signal for the data on DQ8-15. <br> Forx32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. |
| ODT | Input | On-Die Termination: This signal enables and disables termination on the DRAM DQ bus according to the specified mode register settings. |
| VDD1 | Supply | Core Power Supply 1 |
| VDD2 | Supply | Core Power Supply 2 |
| VDDCA | Supply | Input Receiver Power Supply: Power supply for CA0-9, CKE, CS_n, CK_t, and CK_c input buffers. |
| VDDQ | Supply | I/O Power Supply: Power supply for Data input/output buffers. |
| VREF(CA) | Supply | Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS_n, CK_t, and CK_c input buffers. |
| VREF(DQ) | Supply | Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers. |
| VSS | Supply | Ground |
| ZQ | I/O | Reference Pin for Output Drive Strength Calibration |

## Simplified State Diagram



Figure 3-1 - Simplified Bus Interface State Diagram
Notes: 1. From the self-refresh state, the device can enter power-down, MRR, MRW, or any of the training modes initiated with the MPC command. See the Self Refresh section.
2. All banks are pre-charged in the idle state.
3. In the case of using an MRW command to enter a training mode, the state machine will not automatically return to the idle state at the conclusion of training.
4. In the case of an MPC command to enter a training mode, the state machine may not automatically return to the idle state at the conclusion of training. See the applicable training section for more information.
5. This diagram is intended to provide an overview of the possible state transitions and commands to control

> them; however, it does not contain the details necessary to operate the device. In particular, situations involving more than one bank are not captured in complete detail.
> 6. States that have an "automatic return" and can be accessed from more than one prior state (that is, MRW from either idle or active states) will return to the state where they were initiated (that is, MRW from idle will return to idle).
> 7. The RESET pin can be asserted from any state and will cause the device to enter the reset state. The diagram shows RESET applied from the power-on and idle states as an example, but this should notbe construed as a restriction on RESET.
> 8. MRW commands from the active state cannot change operating parameters of the device that affect timing. Mode register fields which may be changed viaMRW from the active state include: MR1-OP[3:0], MR1-OP[7], MR3-OP[7:6], MR10-OP[7:0], MR11-OP[7:0], MR13-OP[5], MR15-OP[7:0],MR16-OP[7:0], MR17-OP[7:0], MR20-OP[7:0], and MR22-OP[4:0].

## Electrical Conditions

All voltages are referenced to VSS (GND)

- Execute power-up and Initialization sequence before proper device operation is achieved.
- Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DDR2 Mobile RAM Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.


## Absolute Maximum Ratings

Table 3-2 Absolute Maximum Ratings

| Parameter | Symbol | min. | max. | Unit | Note |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VDD1 supply voltage relative to VSS | VDD1 | -0.4 | 2.3 | V | 2 |
| VDD2 supply voltage relative to VSS | VDD2 | -0.4 | 1.6 | V | 2 |
| VDDCA supply voltage relative to VSSCA | VDDCA | -0.4 | 1.6 | V | 2,3 |
| VDDQ supply voltage relative to VSSQ | VDDQ | -0.4 | 1.6 | V | 2,4 |
| Voltage on any ball relative to VSS | VIN, VOUT | -0.4 | 1.6 | V |  |
| Storage Temperature | TSTG | -55 | 125 | ${ }^{\circ} \mathrm{C}$ | 5 |

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Refer "Power-up, initialization and Power-Off "for relationship between power supplies
3. VREFCA $\leq 0.6 x$ VDDCA; however, VREFCA may be $\geq$ VDDCA provided thatVREFCA $\leq 300 \mathrm{mV}$.
4. VREFDQ $\leq 0.7 \times$ VDDQ; however, VREFDQ may be $\geq$ VDDQ provided that VREFDQ $\leq 300 \mathrm{mV}$.
5. Storage Temperature is the case surface temperature on the center/top side of the DDR3 Mobile RAM Device.

## Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended DC Operating Conditions

Table 3-3 Recommended DC Operating Conditions (TC $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | min. | Typ. | max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Core Power1 | VDD1 | 1.7 | 1.8 | 1.95 | V | 1 |
| Core Power2, | VDD2 | 1.14 | 1.2 | 1.3 | V | 1,2 |
| Input Buffer Power | VDDCA | 1.14 | 1.2 | 1.3 | V | 1,2 |
| I/O Buffer Power | VDDQ | 1.14 | 1.2 | 1.3 | V | 2 |

Notes: 1. VDD1 uses significantly less power than VDD2.
2. The voltage range is for DC voltage only. DC voltage is the voltage supplied at the DRAM and is inclusive of all noise up to 1 MHz at the DRAM package ball.

## AC and DC Input Levels for Single-Ended CA/CS Signals

Table 3-4 Single-Ended AC and DC Input Levels for CA/CS Inputs

| Parameter | Symbol | Speed | min. | max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| AC input logic high | VIHCA(AC) | $1333 / 1600$ | VREF +0.150 | Note 2 | V | 1,2 |
| AC input logic low | VILCA(AC) | $1333 / 1600$ | Note 2 | VREF -0.150 | V | 1,2 |
| DC input logic high | VIHCA(DC) | $1333 / 1600$ | VREF +0.100 | VDDCA | V | 1 |
| DC input logic low | VILCA(DC) | $1333 / 1600$ | VSS | VREF -0.100 | V | 1 |
| Reference Voltage for CA/CS inputs | VREFCA(DC) | $1333 / 1600$ | $0.49 \times$ VDDCA | $0.51 \times$ VDDCA | V | 3,4 |

Notes: 1. For CA/CS input only pins. VREF = VREFCA(DC).
2. Refer "Overshootand Undershoot Specifications".
3. The ac peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than $\pm 1 \%$ VDDCA (for reference: 43dditio. $\pm 12 \mathrm{mV}$ ).
4. For reference: 43 dditio. VDDCA/ $2 \pm 12 \mathrm{mV}$.

## AC and DC Input Levels for CKE

Table 3-5 Single-Ended AC and DC Input Levels for CKE

| Parameter | Symbol | min. | max. | Unit | Note |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CKE Input High Level | VIHCKE | $0.65 \times$ VDDCA | Note 1 | V | 1 |
| CKE Input Low Level | VILCKE | Note 1 | $0.35 \times$ VDDCA | V | 1 |

Notes:1. Refer "Overshootand Undershoot Specifications".

## AC and DC Input Levels for Single-Ended Data Signals

Table 3-6 Single-Ended AC and DC Input Levels for DQ and DM

| Parameter | Symbol | Speed | min. | max. | Unit | Note |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| AC inputlogic high | VIHDQ(AC) | $1333 / 1600$ | VREF +0.150 | Note 2 | V | $1,2,5$ |
| AC inputlogic low | VILDQ(AC) | $1333 / 1600$ | Note 2 | VREF -0.150 | V | $1,2,5$ |
| DC inputlogic high | VIHDQ(DC) | $1333 / 1600$ | VREF +0.100 | VDDQ | V | 1 |
| DC inputlogic low | VILDQ(DC) | $1333 / 1600$ | VSSQ | VREF -0.100 | V | 1 |
| Reference Voltage for DQ, DM inputs | VREFDQ(DC) <br> (DQ ODT disable) | $1333 / 1600$ | $0.49 \times$ VDDQ | $0.51 \times$ VDDQ | V | 3,4 |
| Reference Voltage for DQ, DM inputs | VREFDQ(DC) <br> (DQ ODTenable) | $1333 / 1600$ | VODTR/2 - <br> $0.01 * V D D Q ~$ | VODTR/2 + <br> $0.01^{*}$ VDDQ | V | $3,5,6$ |

1. For DQ input only pins. VREF = VREFDQ(DC).
2. Refer "Overshoot and Undershoot Specifications".
3. The ac peak noise on VREFDQ may not allow VREFDQ to deviate from VREFDQ(DC) by more than $\pm 1 \%$ VDDQ (for reference: dditio. $\pm 12 \mathrm{mV}$ ).
4. For reference: 7alibra. VDDQ/ $2+/-12 \mathrm{mV}$.
5. For reference: 7alibra. VODTR $/ 2+/-12 \mathrm{mV}$.
6. The nominal mode register programmed value for RODT and the nominal controller output impedance RON are used for the calculation of VODTR. For testing purposes a controller RON value of $50 \Omega$ is used.

$$
V O D T R=\frac{2 R O N+R T T}{R O N+R T T} \times V D D Q
$$

## VREF Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages VREFCA and VREFDQ are illustrated in Figure 3-2. It shows a valid reference voltage VREF( t ) as a function of time. (VREF stands for VREFCA and VREFDQ likewise).
VDD stands for VDD2 for VREFCA and VDDQ for VREFDQ. VREF(DC) is the linear average of $\operatorname{VREF}(\mathrm{t})$ over a very long period of time (e.g. 1 sec ) and is specified as a fraction of the linear average of VDDQ or VDD2 also over a very long period of time (e.g. 1 sec ). This average has to meet the min/max requirements in Table 3-5. Furthermore VREF( t ) may temporarily deviate from VREF(DC) by no more than $\pm 1 \%$ VDD. VREF( t ) cannot track noise on VDDQ or VDD2 if this would send VREF outside these specification.


Figure 3-2 - Illustration of VREF(DC) Tolerance and VREF AC-noise Limits
The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC) and VIL(DC) are dependent on VREF."VREF " shall be understood as VREF(DC), as defined in Figure 3-2.
This clarifies that dc-variations of VREF affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with VREF outside these specified levels so long as VREF is maintained between $0.44 \times$ VDDQ (or VDD2) and $0.56 \times$ VDDQ (or VDD2) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous VREF. Therefore, system timing and voltage budgets need to account for VREF deviations outside of this range.
This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with VREF AC-noise. Timing and voltage effects due to AC-noise on VREF up to the specified limit ( $\pm 1 \%$ of VDD) are included in DRAM timings and their associated deratings.

## Input Signal



Figure 3-3 - LPDDR3 Input Signal
Notes:1. Numbers reflect nominal values.
2. For CA0-9, CK_t, CK_c, and CS_n, VDD stands for VDDCA. For DQ DM, DQS_t, DQS_c and ODT, VDD stands for VDDQ.
3. For CA0-9, CK_t, CK_c, and CS_n, VSS stands for VSSCA. For DQ, DM, DQS_t, DQS_c and ODT VSS stands for VSS.

## AC and DC Logic Input Levels for Differential Signals

## Differential Signal Definition



Figure 3-4 Definition of Differential AC-swing and "Time above AC-level" tDVAC

## Differential Swing Requirements for Clock (CK_t - CK_c) and Strobe (DQS_t - DQS_c)

Table 3-7 Differential AC and DC Input Levels

| Parameter | Symbol | min. | max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Differential inputhigh | VIHdiff(DC) | $2 \times($ VIH(DC) - VREF) | Note 3 | V | 1 |
| Differential input low | VILdiff(DC) | Note 3 | $2 \times($ VIL(DC $)-$ VREF $)$ | V | 1 |
| Differential inputhigh AC | VIHdiff(AC) | $2 \times($ VIH(AC $)-$ VREF) | Note 3 | V | 2 |
| Differential inputlow AC | VILdiff(AC) | Note 3 | $2 \times($ VIL(AC) - VREF) | V | 2 |

Notes:

1. Used to define a differential signal slew-rate. For CK_t-CK_c use VIH/VIL(dc) of CA and VREFCA; for DQS_tDQS_c, use VIH/VIL(dc) of DQs and VREFDQ; if a reduced dc-high ordc-low level is used for a signal group, then the reduced level applies also here.
2. For CK_t - CK_c use VIH/VIL(ac) of CA and VREFCA; for DQS_t-DQS_c, use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
3. These values are not defined, however the single-ended signals CK_t, CK_c, DQS_t, and DQS_c need to be within the respective limits (VIH(dc) max,VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot
For CK_t and CK_c, Vref = VrefCA(DC). For DQS_t and DQS_c Vref = VrefDQ(DC)

Table 3-8 Allowed Time Before Ringback (tDVAC) for CK_t - CK_c and DQS_t - DQS_c

| Slew Rate [V/ns] | tDVAC [ps] @ <br> $\mid$ VIH/Ldiff(ac) $=\mathbf{3 0 0 m V}$ <br> $\mathbf{1 3 3 3 M b p s}$ | tDVAC[ps] @ <br> $\mid$ VIH/Ldiff(ac) $\mid=300 \mathrm{mV}$ <br> $\mathbf{1 6 0 0 M b p}$ |
| :---: | :---: | :---: |
|  | min. | min. |
| $>4.0$ | 58 | 48 |
| 8.0 | 58 | 48 |
| 7.0 | 56 | 46 |
| 6.0 | 53 | 43 |
| 5.0 | 50 | 40 |
| 4.0 | 45 | 35 |
| 3.0 | 37 | 27 |
| $<3.0$ | 37 | 27 |

## Single-ended Requirements for Differential Signals

Each individual component of a differential signal (CK_t, DQS_t, CK_c, or DQS_c) has also to comply with certain requirements for single-ended signals.
CK_t and CK_c shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle.
DQS_t, DQS_c shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle preceeding and following a valid transition. Note that the applicable ac-levels for CA and DQ's are different per speed-bin.


Figure 3-5 Single-ended Requirement for Differential Signals.
Note that while CA and DQ signal requirements are with respect to VREF, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS_t, DQS_c and VDDCA/2 for CK_t, CK_c; this is nominally the same. The transition of single-ended signals through the AC-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSEL(AC)max, VSEH(AC)min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Table 3-9 Single-ended Levels for CK_t, DQS_t, CK_c, DQS_c

| Parameter | Symbol | min. | max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Single-ended high-level for strobes | VSEH(AC150) | $($ VDDQ / 2) +0.150 | Note 3 | V | 1,2 |
| Single-ended high-level for CK_t, CK_c |  | (VDDCA / 2) +0.150 | Note 3 | V | 1,2 |
| Single-ended low-level for strobes | VSEL(AC150) | Note 3 | (VDDQ / 2) - 0.150 | V | 1,2 |
| Single-ended low-level for CK t, CK_c |  | Note 3 | (VDDCA / 2) - 0.150 | V | 1,2 |
| Single-ended high-level for strobes | VSEH(AC135) | $($ VDDQ / 2 ) +0.135 | Note 3 | V | 1,2 |
| Single-ended high-level for CK_t, CK_c |  | (VDDCA / 2) +0.135 | Note 3 | V | 1,2 |
| Single-ended low-level for strobes | VSEL(AC135) | Note 3 | (VDDQ / 2) - 0.135 | V | 1,2 |
| Single-ended low-level for CK_t, CK_c |  | Note 3 | (VDDCA / 2) - 0.135 | V | 1,2 |

Notes: 1. For CK_t, CK_c use VSEH/VSEL(AC) of CA;for strobes (DQS0_t, DQS0_c, DQS1_t, DQS1_c, DQS2_t, DQS2_c, DQS3_t DQS3_c) use VIH/VIL(AC) of DQs.
2. VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VSEH(AC)/VSEL(AC) for CA is based on VREFCA; if a reduced Achigh or AC-low level is used for a signal group, then the reduced level applies also here
3. These values are not defined, however the single-ended signals CK_t, CK_c, DQS0_t, DQSO_c, DQS1_t, DQS1_c, DQS2_t, DQS2_c, DQS3_t DQS3_c need to be within the respective limits (VIH(DC) max, VIL(DC)min) for singleended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications".

## Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK_t, CK_c and DQS_t, DQS_c) must meet the requirements in Table 3-10. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.


Figure 3-6 VIX Definition

Table 3-10 Cross Point Voltage for Differential Input Signals (CK, DQS)

| Parameter | Symbol | min. | max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Differential InputCross Point Voltage <br> relative to VDDCA/2 forCK_t, CK_c | VIXCA | -120 | 120 | mV | 1,2 |
| Differential InputCross PointVoltage <br> relative to VDDQ/2 for DQS_t, DQS_c | VIXDQ | -120 | 120 | mV | 1,2 |

## Notes:

1. The typical value of VIX(AC) is expected to be about $0.5 \times \operatorname{VDD}$ of the transmitting device, and VIX(AC) is expected to track variations in VDD.VIX(AC) indicates the voltage at which differential input signals must cross.
2. For CK_t and CK_c, VREF = VREFCA(DC). For DQS_t and DQS_c,VREF = VREFDQ(DC).

## Slew Rate Definitions for Single-Ended Input Signals

See "CA and CS_c Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals.
See "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.

## Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK_t, CK_c and DQS_t, DQS_c) are defined and measured as shown in Table 3-11 and Figure 3-7.

Table 3-11 Differential Input Slew Rate Definition

| Description | Measured |  | Defined by |
| :--- | :---: | :---: | :---: |
|  | from | to |  |
| Differential inputslew rate for rising edge <br> (CK_t- CK_c and DQS_t- DQS_c). | VILdiffmax | VIHdiffmin | [VIHdiffmin - VILdiffmax] / DeltaTRdiff |
| Differential inputslew rate forfalling edge <br> (CK_t- CK_c and DQS_t- DQS_c). | VIHdiffmin | VILdiffmax | [VIHdiffmin - VILdiffmax] / DeltaTFdiff |

Note: 1. The differential signal (i.e. CK_t-CK_c and DQS_t - DQS_c) mustbe linear between these thresholds.


Figure 3-7 — Differential Input Slew Rate Definition for DQS_t, DQS_c and CK_t, CK_c

## Single Ended AC and DC Output Levels

Table 3-12 shows the output levels used for measurements of single ended signals.
Table 3-12 Single-ended AC and DC Output Levels

| Parameter | Symbol |  | Value | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC output high measurement level (for IV curve linearity) | VOH(DC) |  | $0.9 \times$ VDDQ | V | 1 |
| DC output low measurementlevel (for IV curvelinearity) | VOL(DC) |  | $0.1 \times$ VDDQ | V | 2 |
| DC output low measurementlevel (for IV curve linearity) | VOL(DC) <br> ODT enabled |  | $\begin{gathered} \hline \text { VDDQ x }[0.1+0.9 \\ \mathrm{x}(\text { RON / } / \mathrm{RTT}+ \\ \text { RON) })] \end{gathered}$ | V | 3 |
| AC outputhigh measurement level (for outputslew rate) | VOH(AC) |  | VREFDQ +0.12 | V |  |
| AC output low measurement level (for output slew rate) | VOL(AC) |  | VREFDQ-0.12 | V |  |
| OutputLeakage current (DQ, DM,DQS_t, DQS_c) (DQ, DQS_t, DQS_c are disabled; 0V.VOUT.VDDQ) | IOZ | min. | -5 | $\mu \mathrm{A}$ |  |
|  |  | max. | 5 | $\mu \mathrm{A}$ |  |
| Delta RON between pull-up and pull-down for DQ/DM | MMPUPD | min. | -15 | \% |  |
|  |  | max. | 15 | \% |  |

Notes:

1. $\mathrm{IOH}=-0.1 \mathrm{~mA}$.
2. $\mathrm{IOL}=0.1 \mathrm{~mA}$
3. The min value is derived when using RTT, min and RON, max ( $+/-30 \%$ uncalibrated, $+/-15 \%$ calibrated).

## Differential AC and DC Output Levels

Table 3-13 shows the output levels used for measurements of differential signals.
Table 3-13 Differential AC and DC Output Levels

| Parameter | Symbol | Value | Unit | Note |
| :--- | :---: | :---: | :---: | :---: |
| AC differential output high measurementlevel <br> (for output SR) | VOHdiff(AC) | $+0.2 \times$ VDDQ | V | 1 |
| AC differential output low measurementlevel <br> (for output SR) | VOLdiff(AC) | $-0.2 \times$ VDDQ | V | 2 |

Notes:

1. $\mathrm{IOH}=-0.1 \mathrm{~mA}$
2. $\mathrm{IOL}=0.1 \mathrm{~mA}$

## Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $\operatorname{VOL}(\mathrm{AC})$ and $\operatorname{VOH}(\mathrm{AC})$ for single ended signals as shown in Table 3-14 and Figure 3-8.

Table 3-14 Single-ended Output Slew Rate Definition

| Description |  | Measured |  |
| :--- | :---: | :---: | :---: |
| Defined by |  |  |  |
|  | from | to | D |
| Single-ended output slew rate for rising edge | VOL(AC) | VOH(AC) |  |
| Single-ended output slew rate for falling edge | VOH(AC) | VOL(AC) | $[\mathrm{VOH}(\mathrm{AC})-\mathrm{VOL}(\mathrm{AC})] /$ DeltaTFse |



Figure 3-8 - Single Ended Output Slew Rate Definition
Table 3-15 Output Slew Rate (single-ended)

| Parameter | Symbol | min. | max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Single-ended OutputSlew Rate (RON $=40 \Omega \pm 30 \%$ ) | SRQse | 1.5 | 3.5 | $\mathrm{~V} / \mathrm{ns}$ |
| Outputslew-rate matching Ratio (Pull-up to Pull-down) |  | 0.7 | 1.4 |  |

Remark: SR: Slew Rate, Q: Query Output (like in DQ, which stands for Data-in, Query-Output), se: Single-ended Signals
Notes: 1. Measured with output reference load.
2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pulldown drivers due to process variation.
3. The output slew rate for falling and rising edges is defined and measured between $\operatorname{VOL}(\mathrm{AC})$ and $\mathrm{VOH}(\mathrm{AC})$.
4. Slew rates are measured under normal SSO conditions, with $1 / 2$ of DQ signals per data byte driving logic high and $1 / 2$ of DQ signals per data byte driving logic low.

## Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 3-16 and Figure 3-9.

Table 3-16 Differential Output Slew Rate Definition

| Description | Measured |  | Defined by |
| :---: | :---: | :---: | :---: |
|  | from | to |  |
| Differential outputslew rate for rising edge | VOLdiff(AC) | VOHdiff(AC) | [VOHdiff(AC) - VOLdiff(AC)]/ DeltaTRdiff |
| Differential outputslew rate for falling edge | VOHdiff(AC) | VOLdiff(AC) | [VOHdiff(AC) - VOLdiff(AC)]/ DeltaTFdiff |

Note: 1. Outputslew rate is verified by design and characterization, and may not be subject to production test.


Figure 3-9 Differential Output Slew Rate Definition

Table 3-17 Differential Output Slew Rate

| Parameter | Symbol | min. | max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Differential OutputSlew Rate $(R O N=40 \Omega \pm 30 \%)$ | SRQdiff | 3.0 | 8.0 | $\mathrm{~V} / \mathrm{ns}$ |

Remark: SR: Slew Rate, Q: Query Output (like in DQ, which stands for Data-in, Query-Output), diff: Differential Signals
Notes: 1. Measured with output reference load.
2. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
3. Slew rates are measured under normal SSO conditions, with $1 / 2$ of $\operatorname{DQ}$ signals per data byte driving logic high and $1 / 2$ of $D Q$ signals per data byte driving logic low.

## Overshoot and Undershoot Specifications

Table 3-18 AC Overshoot/Undershoot Specification

| Parameter |  | 1333 | $\mathbf{1 6 0 0}$ | Unit |
| :--- | :--- | ---: | :---: | :---: |
| Maximum peak amplitude allowed for overshoot area. | Max. | 0.35 |  |  |
| Maximum peak amplitude allowed for undershootarea. | Max. | 0.35 |  | V |
| Maximum overshoot area above VDD*1. | max. | 0.12 | 0.10 | V-ns |
| Maximum undershoot area below VSS*2 | max. | 0.12 | 0.10 | V-ns |

Notes:

1. For CA0 - CA9, CK_t, CK_c, CS_c and CKE, VDD stands for VDDQ. For DQ DM, ODT DQS_t, and DQS_c, VDD stands forVDDCA
2. For CA0 - CA9, CK_t, CK_c, CS_c, and CKE, VSS stands for VSS. For DQ, DM, ODT,DQS_t, and DQS_c, VSS stands for VSS
3. Values are referenced from actual VDD, VSS levels.


Figure 3-10 Overshoot and Undershoot Definition

RONPU and RONPD Resistor Definition

$$
\text { RONPU }=\frac{(\text { VDDQ }- \text { Vout })}{\text { ABS(Iout })}
$$

Note 1: This is under the condition that RONPD is turned off

$$
\text { RONPD }=\frac{\text { Vout }}{\text { ABS(Iout) }}
$$

Note 1: This is under the condition that RONPU is turned off


Figure 3-11 Output Driver: Definition of Voltages and Currents

## RONPU and RONPD Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is $240 \Omega$.

Table 3-19 Output Driver DC Electrical Characteristics with ZQ Calibration

| RONNOM | Resistor | Vout | min. | nom. | Max. | Unit | Note |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $34.3 \Omega$ | RON34PD | $0.5 \times \mathrm{VDDQ}$ | 0.85 | 1.00 | 1.15 | $\mathrm{RZQ} / 7$ | $1,2,3,4$ |
|  | RON34PU | $0.5 \times \mathrm{VDDQ}$ | 0.85 | 1.00 | 1.15 | $\mathrm{RZQ} / 7$ | $1,2,3,4$ |
| $40.0 \Omega$ | RON 40 PD | $0.5 \times \mathrm{VDDQ}$ | 0.85 | 1.00 | 1.15 | $\mathrm{RZQ} / 6$ | $1,2,3,4$ |
|  | RON40PU | $0.5 \times \mathrm{VDDQ}$ | 0.85 | 1.00 | 1.15 | $\mathrm{RZQ} / 6$ | $1,2,3,4$ |
| $48.0 \Omega$ | $\mathrm{RON} 48 P D$ | $0.5 \times \mathrm{VDDQ}$ | 0.85 | 1.00 | 1.15 | $\mathrm{RZQ} / 5$ | $1,2,3,4$ |
|  | RON48PU | $0.5 \times \mathrm{VDDQ}$ | 0.85 | 1.00 | 1.15 | $\mathrm{RZQ} / 5$ | $1,2,3,4$ |
| Mismatch between <br> pull-up and pull-down | MMPUPD |  | -15.00 |  | 15.00 | $\%$ | $1,2,3,4,5$ |

Notes:

1. Across entire operating temperature range, after calibration.
2. $\mathrm{RZQ}=240 \Omega$
3. The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
4. Pull-down and pull-up output driver impedances are recommended to be calibrated at $0.5 \times$ VDDQ.
5. Measurement definition for mismatch between pull-up and pull-down,

MMPUPD: Measure RONPU and RONPD, both at $0.5 \times$ VDDQ:

$$
\text { MMPUPD }=\frac{\text { RONPU }- \text { RONPD }}{\text { RONNOM }} \times 100
$$

For example, with MMPUPD max. $=15 \%$ and RONPD $=0.85$, RONPU must be less than 1.0.
6. Output driver strength measured without ODT.

## Kingston

## Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

Table 3-20 Output Driver Sensitivity Definition

| Resistor | Vout | min. | max. | Unit | $\begin{array}{\|l\|} \hline \text { LPDDR3 } \\ \text { Interfac } \\ \text { e } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RONPD | $0.5 \times$ VDDQ | $85-(\mathrm{dRONdT} \times\|\Delta \mathrm{T}\|)-(\mathrm{dRONdV} \times\|\Delta \mathrm{V}\|)$ | $115+(\mathrm{dRONdT} \times\|\Delta \mathrm{T}\|)+(\mathrm{dRONdV} \times\|\Delta \mathrm{V}\|)$ | \% | 1, 2 |
| RONPU |  |  |  |  |  |
| RTT | $0.5 \times$ VDDQ | $85-(\mathrm{dRTTdT} \times\|\Delta \mathrm{T}\|)-(\mathrm{dRTTdV} \times\|\Delta \mathrm{V}\|)$ | $115+(\mathrm{dRTTdT} \times\|\Delta \mathrm{T}\|)+(\mathrm{dRTTdV} \times\|\Delta \mathrm{V}\|)$ | \% | 1,2 |

Notes:

1. $\Delta \mathrm{T}=\mathrm{T}-\mathrm{T}(@$ calibration $), \Delta \mathrm{V}=\mathrm{V}-\mathrm{V}(@$ calibration $)$
2. dRONdT, dRONdV, dRTTdV and dRTTdT are not subject to production test but are verified by design and characterization

Table 3-21 Output Driver Temperature and Voltage Sensitivity

| Parameter | Symbol | min. | max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| RON Temperature Sensitivity | dRONdT | 0 | 0.75 | $\% /{ }^{\circ} \mathrm{C}$ |
| RON Voltage Sensitivity | dRONdV | 0 | 0.20 | $\% / \mathrm{mV}$ |
| RTT Temperature Sensitivity | dRTTdT | 0 | 0.75 | $\% /{ }^{\circ} \mathrm{C}$ |
| RTT Voltage Sensitivity | dRTTdV | 0 | 0.20 | $\% / \mathrm{mV}$ |

## RONPU and RONPD Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.
Table 3-22 Output Driver DC Electrical Characteristics Without ZQ Calibration

| RONNOM | Resistor | Vout | min. | nom. | Max. | Unit | Note |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $34.3 \Omega$ | RON34PD | $0.5 \times$ VDDQ | 24 | 34.3 | 44.6 | $\Omega$ | 1 |
|  | RON34PU | $0.5 \times \mathrm{VDDQ}$ | 24 | 34.3 | 44.6 | $\Omega$ | 1 |
| $40.0 \Omega$ | RON40PD | $0.5 \times \mathrm{VDDQ}$ | 28 | 40 | 52 | $\Omega$ | 1 |
|  | RON40PU | $0.5 \times \mathrm{VDDQ}$ | 28 | 40 | 52 | $\Omega$ | 1 |
| $48.0 \Omega$ | RON48PD | $0.5 \times \mathrm{VDDQ}$ | 33.6 | 48 | 62.4 | $\Omega$ | 1 |
|  | RON48PU | $0.5 \times \mathrm{VDDQ}$ | 33.6 | 48 | 62.4 | $\Omega$ | 1 |
| $60.0 \Omega$ <br> (optional) | RON60PD | $0.5 \times \mathrm{VDDQ}$ | 42 | 60 | 78 | $\Omega$ | 1 |
|  | RON60PU | $0.5 \times \mathrm{VDDQ}$ | 42 | 60 | 78 | $\Omega$ | 1 |
| $80.0 \Omega$ <br> optional) | RON80PD | $0.5 \times \mathrm{VDDQ}$ | 56 | 80 | 104 | $\Omega$ | 1 |
|  | RON80PU | $0.5 \times \mathrm{VDDQ}$ | 56 | 80 | 104 | $\Omega$ | 1 |

Note: 1. Across entire operating temperature range, without calibration.

Table 3-23 RZQ I-V Curve

| Voltage[V] | $R_{\text {ON }}=240 \Omega\left(R_{\text {ZQ }}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Pull-Down |  |  |  | Pull-Up |  |  |  |
|  | Current [mA] / R ${ }_{\text {ON }}$ [Ohms] |  |  |  | Current [mA] / R ON [Ohms] |  |  |  |
|  | default value after ZQReset |  | with <br> Calibration |  | default value after ZQReset |  | with <br> Calibration |  |
|  | Min | Max | Min | Max | Min | Max | Min | Max |
|  | [mA] | [mA] | [mA] | [mA] | [mA] | [mA] | [mA] | [mA] |
| 0.00 | 0.00 | 0.00 | n/a | n/a | 0.00 | 0.00 | n/a | n/a |
| 0.05 | 0.17 | 0.35 | n/a | n/a | -0.17 | -0.35 | n/a | n/a |
| 0.10 | 0.34 | 0.70 | n/a | n/a | -0.34 | -0.70 | n/a | n/a |
| 0.15 | 0.50 | 1.03 | n/a | n/a | -0.50 | -1.03 | n/a | n/a |
| 0.20 | 0.67 | 1.39 | n/a | n/a | -0.67 | -1.39 | n/a | n/a |
| 0.25 | 0.83 | 1.73 | n/a | n/a | -0.83 | -1.73 | n/a | n/a |
| 0.30 | 0.97 | 2.05 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ | -0.97 | -2,05 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| 0.35 | 1.13 | 2.39 | n/a | n/a | -1.13 | -2.39 | n/a | n/a |
| 0.40 | 1.26 | 2.71 | n/a | n/a | -1.26 | -2.71 | n/a | n/a |
| 0.45 | 1.39 | 3.01 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ | -1.39 | -3.01 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| 0.50 | 1.51 | 3.32 | n/a | n/a | -1.51 | -3.32 | n/a | n/a |
| 0.55 | 1.63 | 3.63 | n/a | n/a | -1.63 | -3.63 | n/a | n/a |
| 0.60 | 1.73 | 3.93 | 2.17 | 2.94 | -1.73 | -3.93 | -2.17 | -2.94 |
| 0.65 | 1.82 | 4.21 | n/a | n/a | -1.82 | -4.21 | n/a | n/a |
| 0.70 | 1.90 | 4.49 | n/a | n/a | -1.90 | -4.49 | n/a | n/a |
| 0.75 | 1.97 | 4.74 | n/a | n/a | -1.97 | -4.74 | n/a | n/a |
| 0.80 | 2.03 | 4.99 | $\mathrm{n} / \mathrm{a}$ | n/a | -2.03 | -4.99 | n/a | n/a |
| 0.85 | 2.07 | 5.21 | n/a | n/a | -2.07 | -5.21 | n/a | n/a |
| 0.90 | 2.11 | 5.41 | n/a | n/a | -2.11 | -5.41 | n/a | n/a |
| 0.95 | 2.13 | 5.59 | n/a | n/a | -2.13 | -5.59 | n/a | n/a |
| 1.00 | 2.17 | 5.72 | n/a | n/a | -2.17 | -5.72 | n/a | n/a |
| 1.05 | 2.19 | 5.84 | n/a | n/a | -2.19 | -5.84 | n/a | n/a |
| 1.10 | 2.21 | 5.95 | n/a | n/a | -2.21 | -5.95 | n/a | n/a |
| 1.15 | 2.23 | 6.03 | n/a | n/a | -2.23 | -6.03 | n/a | n/a |
| 1.20 | 2.25 | 6.11 | n/a | n/a | -2.25 | -6.11 | n/a | n/a |

## RZQ I-V Curve (cont'd)



Figure 3-12 I-V Curve After ZQ Reset


Figure 3-13 I-V Curve After Calibration

ODT Levels and I-V Characteristics
On-Die Termination effective resistance, RTT, is defined by mode register MR11[1:0]. ODT is applied to the DQ, DM, and DQS_t/DQS_c pins. A functional representation of the on-die termination is shown Figure 3-14

RTT is defined by the following formula:
RTTPU $=($ VDDQ - Vout $) / \mid$ Iout $\mid$


Figure 3-14 Functional representation of On-Die Termination

Table 3-24 -
ODT DC Electrical Characteristics, assuming RZQ = 240 ohm after proper ZQ calibration

| $R_{\text {TT (ohm) }}$ | IOUT |  |  |
| :---: | :---: | :---: | :---: |
|  |  | Min <br> (mA) | Max <br> (ma) |
| $R_{\mathrm{ZQ}} / 1$ | 0.6 | -2.17 | -2.94 |
| $R_{\mathrm{ZQ}} / 2$ | 0.6 | -4.34 | -5.88 |
| $R_{\mathrm{ZQ}} / 4$ | 0.6 | -8.68 | -11.76 |

## Electrical Specifications

## IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:
LOW: VIN $\leq$ VIL(DC) max.
HIGH: VIN $\geq$ VIH(DC) min.
STABLE: Inputs are stable at a HIGH or LOW level
SWITCHING: See Table 3-25, 3-26 and 3-27.
Table 3-25 Definition of Switching for CA Input Signals

| Switching for CA |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline \text { CK_t } \\ \text { (RISING) / } \\ \text { CK_c } \\ \text { (FALLING) } \\ \hline \end{gathered}$ | CK_t (FALLING) / CK_c (RISING) | $\begin{array}{\|c\|} \hline \text { CK_t } \\ \text { (RISING) / } \\ \text { CK_c } \\ \text { (FALLING) } \\ \hline \end{array}$ | CK_t (FALLING) / CK_c (RISING) | $\begin{gathered} \text { CK_t } \\ \text { (RISING) / } \\ \text { CK_c } \\ \text { (FALLING) } \\ \hline \end{gathered}$ | CK_t (FALLING) / CK_c (RISING) | CK_t (RISING) / CK_c (FALLING) | CK_t <br> (FALLING) <br> / CK_c <br> (RISING) |
| Cycle | N |  | $\mathrm{N}+1$ |  | $\mathrm{N}+2$ |  | $\mathrm{N}+3$ |  |
| CS_n | HIGH |  | HIGH |  | HIGH |  | HIGH |  |
| CA0 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA1 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |
| CA2 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA3 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |
| CA4 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA5 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |
| CA6 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA7 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |
| CA8 | HIGH | LOW | LOW | LOW | LOW | HIGH | HIGH | HIGH |
| CA9 | HIGH | HIGH | HIGH | LOW | LOW | LOW | LOW | HIGH |

Notes: 1. CS_n must always be driven HIGH.
2. $50 \%$ of CA bus is changing between HIGH and LOW once per clock for the CA bus.
3. The above pattern ( $\mathrm{N}, \mathrm{N}+1, \mathrm{~N}+2, \mathrm{~N}+3 \ldots$ ) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.

Table 3-26 Definition of Switching for IDD4R

| Clock | CKE | CS_n | Clock Cycle Number | Command | CA0-CA2 | CA3-CA9 | All DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rising | HIGH | LOW | N | Read_Rising | HLH | LHLHLHL | L |
| Falling | HIGH | LOW | N | Read_Falling | LLL | LLLLLLL | L |
| Rising | HIGH | HIGH | $\mathrm{N}+1$ | NOP | LLL | LLLLLLL | H |
| Falling | HIGH | HIGH | $\mathrm{N}+1$ | NOP | LLL | LLLLLLL | L |
| Rising | HIGH | HIGH | $\mathrm{N}+2$ | NOP | LLL | LLLLLLL | H |
| Falling | HIGH | HIGH | $\mathrm{N}+2$ | NOP | LLL | LLLLLLL | H |
| Rising | HIGH | HIGH | $\mathrm{N}+3$ | NOP | LLL | LLLLLLL | H |
| Falling | HIGH | HIGH | $\mathrm{N}+3$ | NOP | HLH | HLHLLHL | L |
| Rising | HIGH | LOW | $\mathrm{N}+4$ | Read_Rising | HLH | HLHLLHL | H |
| Falling | HIGH | LOW | $\mathrm{N}+4$ | Read_Falling | LHH | нНнНнНн | H |
| Rising | HIGH | HIGH | $\mathrm{N}+5$ | NOP | HHH | нНнНнНн | H |
| Falling | HIGH | HIGH | $\mathrm{N}+5$ | NOP | HHH | HHHHHHH | L |
| Rising | HIGH | HIGH | $\mathrm{N}+6$ | NOP | HHH | нНнНнНн | L |
| Falling | HIGH | HIGH | $\mathrm{N}+6$ | NOP | HHH | нНнНнНн | L |
| Rising | HIGH | HIGH | $\mathrm{N}+7$ | NOP | HHH | нНнНннн | H |
| Falling | HIGH | HIGH | N+7 | NOP | HLH | LHLHLHL | L |

Notes: 1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
2. The above pattern ( $\mathrm{N}, \mathrm{N}+1 \ldots$ ) is used continuously during IDD measurement for IDD4R.

Table 3-27 Definition of Switching for IDD4W

| Clock | CKE | /CS | Clock Cycle Number | Command | CA0-CA2 | CA3 - CA9 | All DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rising | HIGH | LOW | N | Read_Rising | HLL | LHLHLHL | L |
| Falling | HIGH | LOW | N | Read_Falling | LLL | LLLLLLL | L |
| Rising | HIGH | HIGH | $\mathrm{N}+1$ | NOP | LLL | LLLLLLL | H |
| Falling | HIGH | HIGH | $\mathrm{N}+1$ | NOP | LLL | LLLLLLL | L |
| Rising | HIGH | HIGH | $\mathrm{N}+2$ | NOP | LLL | LLLLLLL | H |
| Falling | HIGH | HIGH | $\mathrm{N}+2$ | NOP | LLL | LLLLLLL | H |
| Rising | HIGH | HIGH | $\mathrm{N}+3$ | NOP | LLL | LLLLLLL | H |
| Falling | HIGH | HIGH | $\mathrm{N}+3$ | NOP | HLL | HLHLLHL | L |
| Rising | HIGH | LOW | $\mathrm{N}+4$ | Read_Rising | HLL | HLHLLHL | H |
| Falling | HIGH | LOW | $\mathrm{N}+4$ | Read_Falling | LHH | ННННННН | H |
| Rising | HIGH | HIGH | N+5 | NOP | HHH | нНнНнНн | H |
| Falling | HIGH | HIGH | $\mathrm{N}+5$ | NOP | HHH | HHHHHHH | L |
| Rising | HIGH | HIGH | $\mathrm{N}+6$ | NOP | HHH | ннннннн | L |
| Falling | HIGH | HIGH | $N+6$ | NOP | HHH | нНнНннн | L |
| Rising | HIGH | HIGH | N+7 | NOP | HHH | нНнHHHH | H |
| Falling | HIGH | HIGH | $\mathrm{N}+7$ | NOP | HLL | LHLHLHL | L |

Notes: 1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.
2. Data masking (DM) mustalways be driven LOW.
3. The above pattern ( $\mathrm{N}, \mathrm{N}+1 \ldots$ ) is used continuously during IDD measurement for IDD4W.

## IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range

Table 3-28 - IDD Specification Parameters and Operating Conditions



Table 3-29 - IDD Specification Parameters and Operating Conditions (cont'd)

| Parameter/Condition | Symbol | Power Supply | Notes |
| :---: | :---: | :---: | :---: |
| All-bank REFRESH average current: | IDD5AB1 | $V_{\text {DD }}$ |  |
| $t_{\text {CK }}=t_{\text {CKmin }}$ | IDD5AB2 | $V_{\text {DD }}$ |  |
| CKE is HIGH between valid commands; $t_{\mathrm{RC}}=\mathrm{t}_{\mathrm{REFI}} ;$ <br> CA bus inputs are switching; <br> Data bus inputs are stable ODT disabled | IDD5AB,in | $V_{\text {DDCA }}, V_{\text {DDQ }}$ | 4 |
| Per-bank REFRESH average current: | IDD5PB1 | $V_{\text {DD }}$ |  |
| $t_{\text {CK }}=t_{\text {CKmin }}$ | IDD5PB2 | $V_{\text {DD }}$ |  |
| CKE is HIGH between valid commands; $t_{\mathrm{RC}}=t_{\mathrm{REFI}} / 8$ <br> CA bus inputs are switching; <br> Data bus inputs are stable ODT disabled | $I_{\text {DD }}$ PPB,in | $V_{\text {DDCA }}, V_{\text {DDQ }}$ | 4 |
| Self refresh current $\left(-25^{\circ} \mathrm{C}\right.$ to <br> $+85^{\circ} \mathrm{C}$ ): CK_t $=$ LOW, CK_c = HIGH; <br> CKE is LOW; <br> CA bus inputs are stable; <br> Data bus inputs are stable | IDD61 | $\begin{gathered} V_{\mathrm{DD}} \\ 1 \end{gathered}$ | 6,7,9 |
| Maximum 1x self refresh | IDD62 | $V_{\text {DD }}$ | 6,7,9 |
|  | IDD6I | $V_{\text {DDCA }}, V_{\text {DDQ }}$ | 4,6,7,9 |
| Self refresh current ( $+85^{\circ} \mathrm{C}$ to | IDD6ET1 | $V_{\text {DD }}$ | 7,8,9 |
| + | IDD6ET2 | $V_{\text {DD }}$ | 7,8,9 |



NOTE:

1. Published $I_{\mathrm{DD}}$ values are the maximum of the distribution of the arithmetic mean.
2. ODT disabled: MR11[2:0] = 000B.
3. $\quad I_{\mathrm{DD}}$ current specifications are tested after the device is properly initialized.
4. Measured currents are the summation of $V_{\mathrm{DDQ}}$ and $V_{\mathrm{DDCA}}$.
5. Guaranteed by design with output load $=5 \mathrm{pF}$ and $\mathrm{R}_{\mathrm{ON}}=40$ ohm.
6. The 1 x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the elevated temperature range.
7. This is the general definition that applies to full-array SELF REFRESH.
8. $\quad I_{\text {DD6ET }}$ is a typical value, is sampled only, and is not tested.
9. Supplier datasheets may contain additional Self-Refresh $I_{\text {DD }}$ values for temperature subranges within the standard or elevated temperature ranges.
10. For all $I_{\mathrm{DD}}$ measurements, $V_{\mathrm{IHCKE}}=0.8 \times V_{\mathrm{DDCA}}, V_{\mathrm{ILCKE}}=0.2 \times V_{\mathrm{DDCA}}$.

## IDD Specifications (cont'd)

Table 3-30 - IDD6 Partial Array Self-Refresh Current

| Parameter |  | Unit |
| :---: | :---: | :---: |
| $I_{\mathrm{DD} 6}$ Partial Array <br> Self-Refresh Current | Full Array | $\mu \mathrm{A}$ |
|  | $1 / 2$ Array | $\mu \mathrm{A}$ |
|  | $1 / 4$ Array | $\mu \mathrm{A}$ |
|  | $1 / 8$ Array | $\mu \mathrm{A}$ |

NOTE:
1 IDD6 currents are measured using bank-masking only.
$2 \quad I_{\mathrm{DD}}$ values published are the maximum of the distribution of the arithmetic mean.

## Characteristics 1 (For 4Gb)

$\left(\mathrm{TC}=-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD} 1=1.70 \mathrm{~V}$ to $1.95 \mathrm{~V}, \mathrm{VDD} 2, \mathrm{VDDQ}=1.14 \mathrm{~V}$ to 1.30 V$)$
Table 3-31 IDD Specification Parameters and Operating Conditions (cont'd)

| Symbol | Power Supply | $\begin{array}{\|c\|} \hline 1600 \\ \hline \text { max } \\ \hline \end{array}$ | Unit | Parameter/Condition |
| :---: | :---: | :---: | :---: | :---: |
| IDD0_1 | VDD1 | 9 | mA | Operating one bank active-pecharge current: $\mathrm{tCK}=\mathrm{tCK}(\mathrm{avg}) \mathrm{min} ; \mathrm{tRC}=\mathrm{tRCmin} ; \mathrm{CKE}$ is HIGH; |
| IDD0_2 | VDD2 | 56 | mA | CS_n is HIGH between valid commands; |
| IDD0_IN | VDDCA VDDQ | 9.5 | mA | CA bus inputs are SWITCHING; Data bus inputs are STABLE ODT disable |
| IDD2P_1 | VDD1 | 0.95 | mA | Idle power-down standby current: $\mathrm{tCK}=\mathrm{tCK}(\mathrm{avg}) \mathrm{min}$; CKE is LOW; |
| IDD2P_2 | VDD2 | 2.1 | mA | CS_n is HIGH; All banks idle; |
| IDD2P_IN | VDDCA VDDQ | 0.07 | mA | CA bus inputs are SWITCHING; Data bus inputs are STABLE ODT disable |
| IDD2PS_1 | VDD1 | 0.95 | mA | Idle power-down standby current with clock stop: CK = LOW, /CK = HIGH; CKE is LOW; |
| IDD2PS_2 | VDD2 | 2.1 | mA | CS_n is HIGH; All banks idle; |
| IDD2PS_IN | $\begin{array}{\|l\|} \hline \text { VDDCA } \\ \text { VDDQ } \end{array}$ | 0.07 | mA | CA bus inputs are STABLE; <br> Data bus inputs are STABLE ODT disable |
| IDD2N_1 | VDD1 | 1.85 | mA | Idle non power-down standby current: $\mathrm{tCK}=\mathrm{tCK}(\mathrm{avg}) \mathrm{min} ; \mathrm{CKE}$ is HIGH ; |
| IDD2N_2 | VDD2 | 36 | mA | CS_n is HIGH; All banks idle; |
| IDD2N_IN | $\begin{array}{\|l\|} \hline \text { VDDCA } \\ \text { VDDQ } \end{array}$ | 9 | mA | CA bus inputs are SWITCHING; Data bus inputs are STABLE ODT disable |
| IDD2NS_1 | VDD1 | 1.85 | mA | Idle non power-down standby current with clock stop: CK $\mathrm{t}=\mathrm{LOW}, \mathrm{CK}$ c = HIGH; CKE is HIGH; |
| IDD2NS_2 | VDD2 | 15.1 | mA | CS_n is HIGH; All banks idle; |
| IDD2NS_IN | VDDCA VDDQ | 4.8 | mA | CA bus inputs are STABLE; <br> Data bus inputs are STABLE <br> ODT disable |
| IDD3P_1 | VDD1 | 1.0 | mA | Active power-down standby current: $\mathrm{tCK}=\mathrm{tCK}(\mathrm{avg}) \mathrm{min}$; CKE is LOW; |
| IDD3P_2 | VDD2 | 15 | mA | CS_n is HIGH; One bank active; |
| IDD3P_IN | VDDCA VDDQ | 0.2 | mA | CA bus inputs are SWITCHING; Data bus inputs are STABLE ODT disable |
| IDD3PS_1 | VDD1 | 1.3 | mA | Active power-down standby current with clock stop: CK_t= LOW, CK_c = HIGH; CKE is LOW; |
| IDD3PS_2 | VDD2 | 15 | mA | CS_n is HIGH; One bank active; |
| IDD3PS_IN | $\begin{aligned} & \text { VDDCA } \\ & \text { VDDQ } \end{aligned}$ | 0.2 | mA | CA bus inputs are STABLE; <br> Data bus inputs are STABLE <br> ODT disable |
| IDD3N_1 | VDD1 | 2.0 | mA | Active non power-down standby current: |
| IDD3N_2 | VDD2 | 44 | mA | CS_n is HIGH; One bank active; |


| IDD3N_IN | VDDCA VDDQ | 9 | mA | CA bus inputs are SWITCHING; Data bus inputs are STABLE ODT disable |
| :---: | :---: | :---: | :---: | :---: |
| IDD3NS_1 | VDD1 | 2.0 | mA | Active non power-down standby current with clockstop: CK_t = LOW, CK_c = HIGH; CKE is HIGH; <br> /CS is HIGH; One bank active; <br> CA bus inputs are STABLE; <br> Data bus inputs are STABLE <br> ODT disable |
| IDD3NS_2 | VDD2 | 20 | mA |  |
| IDD3NS_IN | VDDCA VDDQ | 4.9 | mA |  |
| IDD4R_1 | VDD1 | 2 | mA | ```Operating burstread current: tCK = tCK(avg)min; CS_n is HIGH between valid commands; One bank active; \(\mathrm{BL}=4 ; \mathrm{RL}=\) Rlmin; CA bus inputs are SWITCHING; \(50 \%\) data change each burst transfer; ODT disable``` |
| IDD4R_2 | VDD2 | 220 | mA |  |
| IDD4R_IN | VDDCA | 9.1 | mA |  |
| IDD4W_1 | VDD1 | 2 | mA | Operating burst write current: tCK = tCK(avg)min; CS_n is HIGH between valid commands; One bank active; BL = 4; WL = Wlmin; CA bus inputs are SWITCHING; 50\% data change each burst transfer; ODT disable; |
| IDD4W_2 | VDD2 | 240 | mA |  |
| IDD4W_IN | $\begin{array}{\|l\|} \hline \text { VDDCA } \\ \text { VDDQ } \\ \hline \end{array}$ | 50 | mA |  |
| IDD5_1 | VDD1 | 34 | mA | All Bank Auto Refresh Burst current: <br> tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; <br> CA bus inputs are SWITCHING; <br> Data bus inputs are STABLE; ODT disable |
| IDD5_2 | VDD2 | 130 | mA |  |
| IDD5_IN | $\begin{array}{\|l\|l\|} \hline \text { VDDCA } \\ \text { VDDQ } \end{array}$ | 9.3 | mA |  |
| IDD5AB_1 | VDD1 | 3.0 | mA | All Bank Auto Refresh Average current: <br> $\mathrm{tCK}=\mathrm{tCK}(\mathrm{avg}) \mathrm{min}$; CKE is HIGH between valid commands; tRC = tREFI; <br> CA bus inputs are SWITCHING; <br> Data bus inputs are STABLE; <br> ODT disable |
| IDD5AB_2 | VDD2 | 39 | mA |  |
| IDD5AB_IN | $\begin{array}{\|l\|l\|} \hline \text { VDDCA } \\ \text { VDDQ } \\ \hline \end{array}$ | 9 | mA |  |
| IDD5PB_1 | VDD1 | 3.0 | mA | Per Bank Auto Refresh Average current: <br> tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tREFI/8; <br> CA bus inputs are SWITCHING; <br> Data bus inputs are STABLE; <br> ODT disable |
| IDD5PB_2 | VDD2 | 41 | mA |  |
| IDD5PB_IN | VDDCA VDDQ | 9.1 | mA |  |

## Notes:

1. IDD values published are the maximum of the distribution of the arithmetic mean.
2. IDD current specifications are tested after the device is properly initialized.

Table 3-32 IDD6 Full and Partial Array Self-Refresh Current

| Parameter |  | Symbol | Value | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Self-Refresh Current at TC $\leqq+85^{\circ} \mathrm{C}$ | Full Array | IDD6_1 | 1660 | $\mu \mathrm{A}$ | CK_t= LOW, CK_c = HIGH; <br> CKE is LOW; <br> us inputs are STABLE; Data bus inputs are STABLE; |
|  |  | IDD6_2 | 4500 | $\mu \mathrm{A}$ |  |
|  |  | IDD6_IN | 68 | $\mu \mathrm{A}$ |  |
|  | 1/2 Array | IDD6_1 | 1250 | $\mu \mathrm{A}$ |  |
|  |  | IDD6_2 | 3500 | $\mu \mathrm{A}$ |  |
|  |  | IDD6_IN | 68 | $\mu \mathrm{A}$ |  |
|  | 1/4 Array | IDD6_1 | 1000 | $\mu \mathrm{A}$ |  |
|  |  | IDD6_2 | 3000 | $\mu \mathrm{A}$ |  |
|  |  | IDD6_IN | 68 | $\mu \mathrm{A}$ |  |
|  | 1/8 Array | IDD6_1 | 900 | $\mu \mathrm{A}$ |  |
|  |  | IDD6_2 | 2600 | $\mu \mathrm{A}$ |  |
|  |  | IDD6_IN | 68 | $\mu \mathrm{A}$ |  |

Note:

1. IDD $65^{\circ} \mathrm{C}$ is the maximum and IDD $65^{\circ} \mathrm{C}$ is typical of the distribution of the arithmetic mean.

## DC Characteristics 2

$\left(\mathrm{TC}=-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD} 1=1.70 \mathrm{~V}$ to $1.95 \mathrm{~V}, \mathrm{VDD} 2, \mathrm{VDDQ}=1.14 \mathrm{~V}$ to 1.30 V$)$
Table 3-33 Electrical Characteristics and Operating Conditions

| Symbol | min. | max. | Unit | Parameter/Condition | Note |
| :--- | :---: | :---: | :---: | :--- | :--- |
| IL | -2 | 2 | $\mu \mathrm{~A}$ | Input leakage current: <br> ForCA, CKE, CS_n, CK_t, CK_c <br> Any input 0V <VIN < VDDCA <br> (All other pins not under test = 0V) | 2 |
| IVREF | -1 | 1 | $\mu \mathrm{~A}$ | VREF supply leakage current: <br> VREFDQ = VDDQ/2 or VREFCA = VDDCA/2 <br> (All other pins not under test = 0V) | 1 |

Notes:

1. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.
2. Although $D M$ is for input only, the $D M$ leakage shall match the $D Q$ and $D Q S \_t, D Q S \_c$ output leakage specification.

## Pin Capacitance (For 4Gb)

$\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{VDD} 1=1.70 \mathrm{~V}\right.$ to $1.95 \mathrm{~V}, \mathrm{VDD} 2, \mathrm{VDDQ}=1.14 \mathrm{~V}$ to 1.30 V$)$
Table 3-34 Input/Output Capacitance

| Parameter | Symbol | min. | max. | Unit | Note |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input capacitance, CK_tand CK_c | CCK | 0.5 | 1.2 | pF | 1,2 |
| Input capacitance delta, CK_tand CK_c | CDCK | 0 | 0.15 | pF | $1,2,3$ |
| Input capacitance, all other input-only pins | CI | 0.5 | 1.1 | pF | $1,2,4$ |
| Input capacitance delta, all other input-only pins | CDI | -0.25 | 0.2 | pF | $1,2,5$ |
| Input/output capacitance, DQ, DM, DQS_t,DQS_c | CIO | 1.0 | 1.8 | pF | $1,2,6,7$ |
| Input/output capacitance delta, DQS_t, DQS_c | CDDQS | 0 | 0.2 | pF | $1,2,7,8$ |
| Input/output capacitance delta, DQ, DM | CDIO | -0.25 | 0.25 | pF | $1,2,7,9$ |
| Input/output capacitance ZQ Pin | CZQ | 0 | 2.0 | pF | 1,2 |

Notes:

1. This parameter applies to die device only (does not include package capacitance)
2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ VSS, VSSQ applied and all other pins floating
3. Absolute value of CCK_t-CCK_c.
4. CI applies to CS_n, CKE, CA0 - CA9,ODT
5. $\mathrm{CDI}=\mathrm{CI}-0.5 \times\left(\mathrm{CCK} \_\mathrm{t}+\mathrm{CCK}\right.$ _c)
6. DM loading matches $D Q$ and $D Q S$
7. MR3 I/O configuration DSOP3-OP0 $=0001 \mathrm{~B}(34.3 \Omega$ typical $)$
8. Absolute value of CDQS_t and CDQS_c
9. CDIO $=$ CIO $-0.5 \times$ (CDQS_t + CDQS_c) in byte-lane.

## Kingston

## LPDDR3 Refresh Requirements by Device Density

Table 3-35 LPDDR3 Refresh Requirement Parameters (per density)

| Parameter |  | Symbol | 4 Gb | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Number of Banks |  |  | 8 | - |
| Refresh Window : $T_{\text {case }} \leq 85^{\circ} \mathrm{C}$ |  | $t_{\text {REFW }}$ | 32 | ms |
| Refresh Window 1/2-Rate Refresh |  | $t_{\text {REFW }}$ | 16 | ms |
| Refresh Window 1/4-Rate Refresh |  | $t_{\text {REFW }}$ | 8 | ms |
| Required number of REFRESH commands (min) |  | $R$ | 8,192 |  |
| Average time between REFRESH commands (for reference only) Tcase $\leq 85^{\circ} \mathrm{C}$ | REFab | $t_{\text {REFI }}$ | 3.9 | us |
|  | REFpb | $\boldsymbol{t}_{\text {REFIpb }}$ | 0.4875 | us |
| Refresh Cycle time |  | $\boldsymbol{t}_{\text {RFCab }}$ | 130 | ns |
| Per Bank Refresh Cycle time |  | $t_{\text {RFCpb }}$ | 60 | ns |

Table 3-36 LPDDR3 Read and Write Latencies

| Parameter | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Max. Clock Frequency | 166 | 400 | 533 | 600 | 667 | 733 | 800 | MHz |
| Max. Data Rate | 333 | 800 | 1066 | 1200 | 1333 | 1466 | 1600 | $\mathrm{MT} / \mathrm{s}$ |
| Average Clock Period | 6 | 2.5 | 1.875 | 1.667 | 1.5 | 1.364 | 1.25 | ns |
| Read Latency | $3^{1}$ | 6 | 8 | 9 | 10 | 11 | 12 | $\boldsymbol{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| Write Latency (SetA) | $1^{1}$ | 3 | 4 | 5 | 6 | 6 | 6 | $\boldsymbol{t}_{\mathrm{CK}}(\mathrm{avg})$ |
| Write Latency (Set B) ${ }^{2}$ | $1^{1}$ | 3 | 4 | 5 | 8 | 9 | 9 | $\boldsymbol{t}_{\mathrm{CK}}(\mathrm{avg})$ |

NOTE:

[^0]AC Characteristics
$\left(\mathrm{TC}=-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD} 1=1.70 \mathrm{~V}$ to $1.95 \mathrm{~V}, \mathrm{VDD} 2, \mathrm{VDDQ}=1.14 \mathrm{~V}$ to 1.30 V$)$
Table 3-37 AC Characteristics Table*6

| Parameter | Symbol | Min/ <br> Max | Data Rate |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1333 | 1600 |  |
| Maximum clockfrequency | fСK | - | 667 | 800 | MHz |
| Clock Timing |  |  |  |  |  |
| Average clock period | $t_{C K}(\mathrm{avg})$ | MIN | 1.5 | 1.25 | ns |
|  |  | MAX | 100 |  |  |
| Average HIGH pulse width | ${ }^{\text {ch }}$ (avg) | MIN | 0.45 |  | ${ }^{t} \mathrm{CK}(\mathrm{avg})$ |
|  |  | MAX | 0.55 |  |  |
| Average LOW pulse width | ${ }^{\text {chL }}$ (avg) | MIN | 0.45 |  | ${ }^{t} \mathrm{CK}(\mathrm{avg})$ |
|  |  | MAX | 0.55 |  |  |
| Absolute clock period | ${ }^{t}$ CK(abs) | MIN | ${ }^{t}$ CK(avg) MIN $+{ }^{t}$ IIT(per) MIN |  | ns |
| Absolute clock HIGH pulse width | ${ }^{t} \mathrm{CH}(\mathrm{abs})$ | MIN | 0.43 |  | $t_{C K}(\mathrm{avg})$ |
|  |  | MAX | 0.57 |  |  |
| Absolute clockLOWpulse width | ${ }^{t} C L(a b s)$ | MIN | 0.43 |  | ${ }^{\text {C }}$ CK(avg) |
|  |  | MAX | 0.57 |  |  |
| Clock period jitter (with supported jitter) | $t_{\text {IIT(per) }}$ allowed | MIN | -80 | -70 | ps |
|  |  | MAX | 80 | 70 |  |
| Maximum ClockJitter between two consecutive clock cycles (with allowed jitter) | ${ }^{t}$ JIT(cc), <br> allowed | MAX | 160 | 140 | ps |
| Duty cycle jitter (with supported jitter) | $t_{\text {IIT(duty), }}$ allowed | MIN | $\begin{gathered} \min \left(\left(t_{C H}(a b s), \text { min }^{-}\right.\right. \\ \left.t_{C H}(a v g), \min \right), \\ \left.\left(t_{C L}(a b s), \min -t_{C L}(a v g), \min \right)\right) \times \\ t_{C K}(a v g) \end{gathered}$ |  | ps |
|  |  | MAX | $\begin{gathered} \max \left(\left(t_{C H(a b s), \text { max }^{-}}\right.\right. \\ t_{C H(a v g), \max ),} \\ \left(t_{C L}(a b s), \max -t_{C L(a v g), \max )}\right) \times \\ \left.t_{C K(a v g)}\right) \end{gathered}$ |  |  |
| Cumulative errors across 2 cycles | ${ }^{t}$ ERR(2per), allowed | MIN | -118 | -103 | ps |
|  |  | MAX | 118 | 103 |  |
| Cumulative errors across 3 cy cles | $t_{E R R(3 p e r)}$, allowed | MIN | -140 | -122 | ps |
|  |  | MAX | 140 | 122 |  |
| Cumulative errors across 4 cycles | $t_{E R R}$ (4per), allowed | MIN | -155 | -136 | ps |
|  |  | MAX | 155 | 136 |  |


| Cumulative errors across 5 cycles | $t_{E R R(5 p e r), ~}^{\text {( }}$ allowed | MIN | -168 | -147 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MAX | 168 | 147 |  |
| Cumulative errors across 6 cycles | $t_{E R R(6 p e r),}$ allowed | MIN | -177 | -155 | ps |
|  |  | MAX | 177 | 155 |  |
| Cumulative errors across 7 cycles | ${ }^{t}$ ERR(7per), allowed | MIN | -186 | -163 | ps |
|  |  | MAX | 186 | 163 |  |
| Cumulative errors across 8 cy cles | $t_{E R R(8 p e r)}$, allowed | MIN | -193 | -169 | ps |
|  |  | MAX | 193 | 169 |  |
| Cumulative errors across 9 cycles | $t_{E R R(9 p e r)}$, allowed | MIN | -200 | -175 | ps |
|  |  | MAX | 200 | 175 |  |
| Cumulative errors across 10 cycles | $t_{E R R}(10 \mathrm{per}),$ allowed | MIN | -205 | -180 | ps |
|  |  | MAX | 205 | 180 |  |
| Cumulative errors across 11 cycles | tERR(11per), allowed | MIN | -210 | -184 | ps |
|  |  | MAX | 210 | 184 |  |
| Cumulative errors across 12 cycles | $t_{E R R(12 p e r)}$, allowed | MIN | -215 | -188 | ps |
|  |  | MAX | 215 | 188 |  |
| Cumulative errors across $n=13,14,15 \ldots$, 19,20 cycles | $t_{E R R(n p e r)}$, allowed | MIN | $\begin{array}{r} t_{E R R}(n p \\ (1+ \\ t \\ a l \end{array}$ | IIN = | ps |
|  |  | MAX | $\begin{gathered} t_{E R R}(\text { nper }), \text { allowed } \mathrm{MAX}= \\ (1+0.68 \ln (\mathrm{n})) \times \\ t_{I T(p e r),} \\ \text { allowed MAX } \end{gathered}$ |  |  |
| ZQ Calibration Parameters |  |  |  |  |  |
| Initialization calibration time | tZQINIT | MIN | 1 |  | $\mu \mathrm{s}$ |
| Long calibration time | tZQCL | MIN | 360 |  | ns |
| Short calibration time | tZQCS | MIN | 90 |  | ns |
| Calibration RESET time | tZQRESET | MIN | max(50ns,3nCK) |  | ns |
| READ Parameters ${ }^{5}$ |  |  |  |  |  |
| QS outputaccess time from CK_t/CK_c | ${ }^{\text {t }}$ QQSCK | MIN | 2500 |  | ps |
|  |  | MAX | 5500 |  |  |
| DQSCK delta short ${ }^{6}$ | ${ }^{\text {D }}$ QSCKDS | MAX | 265 | 220 | ps |


| DQSCK delta medium ${ }^{7}$ | $t_{\text {DQSCKDM }}$ | MAX | 593 | 511 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DQSCK deltalong $^{8}$ | $t_{\text {DQSCKDL }}$ | MAX | 733 | 614 | ps |
| DQS-DQ skew | $t_{\text {DQSQ }}$ | MAX | 165 | 135 | ps |
| DQS output HIGH pulse width | $t_{\text {QSH }}$ | MIN | ${ }^{\text {t }} \mathrm{CH}(\mathrm{abs})-0.05$ |  | $t_{C K}(\mathrm{avg})$ |
| DQS output LOW pulse width | $t_{\text {QSL }}$ | MIN | tCL(abs) - 0.05 |  | $t_{C K}(\mathrm{avg})$ |
| DQ/DQS output hold time from DQS | $t_{\mathrm{QH}}$ | MIN | $\min \left(t_{\mathrm{QSH}}, t_{\mathrm{QSL}}\right)$ |  | ps |
| READ preamble ${ }^{9,12}$ | $t_{\text {RPRE }}$ | MIN | 0.9 |  | ${ }^{\text {C }}$ CK(avg) |
| READ postamble ${ }^{9,13}$ | $t_{\text {RPST }}$ | MIN | 0.3 |  | ${ }^{t}$ CK(avg) |
| DQS Low-Z from clock ${ }^{9}$ | $t_{\text {LZ }}$ (DQS) | MIN | $t_{\text {DQSCK (MIN) }}-300$ |  | ps |
| DQ Low-Z from clock ${ }^{9}$ | ${ }^{\text {LZZ }}$ (DQ) | MIN | $t_{\text {DQSCK,(MIN }}-300$ |  | ps |
| DQS High-Z from clock ${ }^{9}$ | ${ }^{t} \mathrm{HZ}(\mathrm{DQS})$ | MAX | $t_{\text {DQSCK,(MAX) }}-100$ |  | ps |
| DQ high-Z from clock | tHZ(DQ) | MAX | $\operatorname{tDQSCK}(\max )+(1.4 \times \operatorname{tDQSQ}(\max ))$ |  | ps |


| Write parameter |  |  |  |  | ps |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DQ and DM inputhold time (VREF based) | tDH | MIN | 175 | 150 |  |
| DQ and DM inputsetup time (VREF based) | tDS | MIN | 175 | 150 | ps |
| DQ and DM input pulse width | tDIPW | MIN | 0.35 |  | tCK (avg) |
| Write command to 1 ${ }^{\text {st }}$ DQSlatching | tDQSS | MIN | 0.75 |  | tCK(avg) |
|  |  | MAX | 1.25 |  |  |
| DQS inputhigh-level width | tDQSH | MIN | 0.4 |  | tCK(avg) |
| DQS inputlow-level width | tDQSL | MIN | 0.4 |  | tCK(avg) |
| DQS falling edge to CK setup time | tDSS | MIN | 0.2 |  | tCK(avg) |
| DQS falling edge hold time from CK | tDSH | MIN | 0.2 |  | tCK(avg) |
| Write postamble | tWPST | MIN | 0.4 |  | tCK (avg) |
| Write preamble | tWPRE | MIN | 0.8 |  | tCK (avg) |
| Command Address Input Parameters |  |  |  |  |  |
| Address and control input setup time | tISCA | MIN | 175 | 150 | ps |
| Address and control input holdtime | tIHCA | MIN | 175 | 150 | ps |
| CS_n input setup time | tISCS | MIN | 290 | 270 | ps |
| CS_n inputhold time | tIHCS | MIN | 290 | 270 | ps |
| Address and control input pulse width | tIPWCA | MIN | 0.35 |  | tCK(avg) |


| CS_n inputpulse width | tIPWCS | MIN | 0.7 | tCK(avg) |
| :---: | :---: | :---: | :---: | :---: |
| CKE Input Parameters |  |  |  |  |
| CKE min. pulse width (high and lowpulse width) tCKE | tCKE | MIN | MAX(7.5ns,3nCK) | ns |
| CKE inputsetup time | tISCKE*1 | MIN | 0.25 | tCK(avg) |
| CKE inputhold time | tIHCKE*2 | MIN | 0.25 | tCK(avg) |
| Command path disable delay | tCPDED | MIN | 2 | tCK(avg) |
| Boot Parameters ( $10 \mathrm{MHz}-55 \mathrm{MHz}$ ) |  |  |  |  |
| Clock cycle time | tCKb | MAX | 100 | ns |
|  |  | MIN | 18 |  |
| CKE input setup time | tISCKEb | MIN | 2.5 | ns |
| CKE inputhold time | tIHCKEb | MIN | 2.5 | ns |
| Address \& control inputsetup time | tISb | MIN | 1150 | ps |
| Address \& control inputhold time | tIHb | MIN | 1150 | ps |
| DQS output data access time from CK_t, CK_c | tDQSCKb | MIN | 2 | ns |
|  |  | MAX | 10 |  |
| Data strobe edge to output data edge | tDQSQb | MAX | 1.2 | ns |
| Mode Register Parameters |  |  |  |  |
| MODE REGISTER WRITE command period | tMRW | MIN | 10 | tCK(avg) |
| Mode register set command delay (MRW command to non-MRW command interval) | tMRD | MIN | MAX(14ns,10nCK) | ns |
| MODE REGISTER READ command period | tMRR | MIN | 4 | tCK(avg) |
| Additional time after tXP has expired until MRR command may be issued | tMRRI | MIN | tRCD (MIN) | ns |
| Core Parameters ${ }^{20}$ |  |  |  |  |
| READ latency | RL | MIN | $10 \quad 12$ | tCK(avg) |
| WRITE latency (set A) | WL | MIN | 6 | tCK(avg) |
| WRITE latency (set B) | WL | MIN | 8 - 9 | tCK(avg) |
| ACTIVATE-to- ACTIVATE command period | tRC | MIN | $\begin{aligned} & \text { tRAS + tRPab } \\ & \text { (with Per/all-bank precharge) } \end{aligned}$ | ns |

## Kingston



| First CA calibration command after CKE is LOW | tCAENT | MIN | 10 |  | tCK(avg) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CA 39alibration exit command after CKE is HIGH | tCAEXT | MIN | 10 |  | tCK(avg) |
| CKE LOW after CA calibration mode is programmed | tCACKEL | MIN | 10 |  | tCK(avg) |
| CKE HIGH after the last CA calibration results are driven. | tCACKEH | MIN | 10 |  | tCK(avg) |
| Data out delay after CA training calibration command is programmed | tADR | MAX | 20 |  | ns |
| MRW CA exit command to DQ tri-state | tMRZ | MIN | 3 |  | ns |
| CA calibration command to CA calibration command delay | tCACD | MIN | RU(tADR $+2 \mathrm{xtCK})$ |  | tCK(avg) |
| Write Leveling Parameters |  |  |  |  |  |
| DQS_t/DQS_c delay after write leveling mode is programmed | tWLDQSN | MIN | 25 |  | ns |
|  |  | MAX | -- |  |  |
| First DQS_t/DQS_c edge after write level-ing mode is programmed | tWLMRD | MIN | 40 |  | ns |
|  |  | MAX | -- |  |  |
| Write leveling output delay | tWLO | MIN | 0 |  | ns |
|  |  | MAX | 20 |  |  |
| Write leveling hold time | tWLH | MIN | 205 | 175 | ps |
| Write leveling setup time | tWLS | MIN | 205 | 175 | ps |
| Mode register set command delay | tMRD | MIN | Max(14ns, 10nCK) |  | ns |
|  |  | MAX | -- |  |  |

Notes:
1.Frequency values are for reference only. Clock cycle time ( $t_{\mathrm{CK}}$ ) is used to determine device capabilities
2.All AC timings assume an input slew rate of $2 \mathrm{~V} / \mathrm{ns}$ for single ended signals
3.Measured with $4 \mathrm{~V} / \mathrm{ns}$ differential CK_t/CK_c slew rate and nominal VIX.
4.All timing and voltage measurements are defined 'at the ball',
5.READ, WRITE, and inputsetup and hold values are referenced to VREF.
6.tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contig- uous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is $<10^{\circ} \mathrm{C} / \mathrm{s}$. Values do notinclude clock jitter..
7.tDQSCKDM is the absolute value of the difference between any two WQSCK measurements (in a byte lane) within a $1.6 \mu$ s rolling window. HQ SCKDM is not tested and is guaranteed by design. Temperature drift in the system is $<10$ ${ }^{\circ} \mathrm{C} / \mathrm{s}$. Values do notinclude clockjitter
8. $\operatorname{tDQSCKDL}$ is the absolute value of the difference between any two $\operatorname{HQQSCK}$ measurements (in a byte lane) within a 32 ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is $<10$ ${ }^{\circ} \mathrm{C} / \mathrm{s}$. Values do notinclude clockjitter.
9. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 3-15 shows a method to calculate the point when device is no longer driving $\operatorname{tHZ}(\mathrm{DQS})$ and $\mathrm{HZZ}(\mathrm{DQ})$, or begins driving $\operatorname{tLZ}(\mathrm{DQS}), \operatorname{tLZ}(\mathrm{DQ})$ by measuring the signal at two different volt- ages. The actual voltage measurement points are not critical as long as the calculation is consistent.
10. Output Transition Timing.


Figure 3-15 tLZ and tHZ Method for Calculating Transition and Endpoints
The parameters $\operatorname{tLZ}(\mathrm{DQS})$, $\mathrm{tLZ}(\mathrm{DQ})$, $\mathrm{tHZ}(\mathrm{DQS})$, and $\mathrm{tHZ}(\mathrm{DQ})$ are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS-/DQS.
11. The parameters $\operatorname{tLZ}(\mathrm{DQS}), \mathrm{tLZ}(\mathrm{DQ}), \mathrm{tHZ}(\mathrm{DQS})$, and $\mathrm{tHZ}(\mathrm{DQ})$ are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS/DQS\#.
12. Measured from the point when DQS_t/DQS_c begins driving the signal to the point when DQS_t/DQS_c begins driving the firstrising strobe edge.
13. Measured from the last falling strobe edge of $D Q S_{-} t / D Q S_{-} c$ to the point when $D Q S_{-} t / D Q S \_c$ finishes driving the signal.
14. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK_t/CK_c crossing.
15. CKE input hold time is measured from CK_t/CK_c crossing to CKE reaching a HIGH/LOW voltage level.
16. Input set-up/hold time for signal (CA[9:0], CS_n).
17. To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
18. The LPDDR3 device will set some mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition".
19. The output skew parameters are measured with default output impedance settings using the reference load.
20. The minimum tCK column applies only when tCK is greater than 6 ns .

## CA and CS_n Setup, Hold and Derating

For all input signals (CA and CS_n) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value to the $\Delta \mathrm{tIS}$ and $\Delta \mathrm{tIH}$ derating value respectively. Example: tIS (total setup time) $=$ tIS(base) $+\Delta \mathrm{tIS}$.
Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF (dc) and the firstcrossing of VIH(ac)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of Vil(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(dc) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used forderating value.

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of VREF(dc). Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of VREF(dc). If the actual signal is always later than the nominal slew rate line between shaded ' dc to $\operatorname{VREF}(\mathrm{dc}$ ) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(dc) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value.

For a valid transition the input signal has to remain above/below VIH/IL(ac)for some time tVAC. Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached
VIH/IL(ac) at the time of the rising clock transition) a valid inputsignal is still required to complete the transition and reach VIH/IL(ac).
The derating values may obtained by linear interpolation. These values are typically notsubject to production test. They are verified by design and characterization

Table 3-38 - CA Setup and Hold Base-Values

| unit [ps] | Data Rate |  | reference |
| :---: | :---: | :---: | :---: |
|  | 1333 | 1600 |  |
| $t_{\text {ISCA(base) }}$ | 100 | 75 | $V_{\text {IH/L(ac) }}=V_{\text {REF(dc) }}+/-150 \mathrm{mV}$ |
| $t_{\text {ISCA(base) }}$ | - | - | $V_{\text {IH/L(ac) }}=V_{\text {REF(dc) }}+/-135 \mathrm{mV}$ |
| $t_{\text {IHCA(base) }}$ | 125 | 100 | $V_{\text {IH/L(dc) }}=V_{\text {REF(dc) }}+/-100 \mathrm{mV}$ |

NOTE 1 ac/dc referenced for 2V/ns CA slew rate and 4V/ns differential CK_t/CK_c slew rate

Table 3-39 - CS_n Setup and Hold Base-Values

| unit[ps] | Data <br> Rate |  | reference |
| :---: | :---: | :---: | :---: |
|  | 1333 | 1600 |  |
| $t_{\text {ISCS(base) }}$ | 215 | 195 | $V_{\mathrm{IH} / \mathrm{L}(\mathrm{ac})}=V_{\text {REF(dc) }}+/-150 \mathrm{mV}$ |
| $t_{\text {ISCS(base) }}$ | - | - | $V_{\mathrm{IH} / \mathrm{L}(\mathrm{ac})}=V_{\mathrm{REF}(\mathrm{dc})}+/-135 \mathrm{mV}$ |
| $t_{\mathrm{IHCS}(\text { base })}$ | 240 | 220 | $V_{\mathrm{IH} / \mathrm{L}(\mathrm{dc})}=V_{\text {REF(dc) }}+/-100 \mathrm{mV}$ |

## HSUL_12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.
Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.


Figure 3-16 HSUL_12 Driver Output Reference Load for Timing and Slew Rate
Note: 1. All output timing parameter values (like tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc) are reported with respect to this reference load. This reference load is al so used to reportslew rate.

## Power-up, initialization and Power-Off

DDR3 Mobile RAM Devices must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

## Power Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory.

## Power Ramp

While applying power (after Ta), CKE must be held LOW ( $\leq 0.2 \times$ VDDCA) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW.

Following the completion of the voltage ramp (Tb), CKE must be maintained LOW. DQ, DM, DQS_t and DQS_c voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latchup. CK_t, CK_c, CS_n, and CA input levels must be between VSSCA and VDDCA during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided in Table 3-41

Table 3-40 - Voltage Ramp Conditions

| After... | Applicable Conditions |
| :---: | :---: |
|  | $V_{\mathrm{DD} 1}$ must be greater than $V_{\mathrm{DD} 2}-200 \mathrm{mV}$ |
|  | $V_{\mathrm{DD} 1}$ and $V_{\mathrm{DD} 2}$ must be greater than $V_{\mathrm{DDCA}}-200 \mathrm{mV}$ |
|  | $V_{\mathrm{DD} 1}$ and $V_{\mathrm{DD} 2}$ must be greater than $V_{\mathrm{DDQ}}-200 \mathrm{mV}$ |
|  | $V_{\text {ref }}$ must always beless than all other supply voltages |

NOTE
1 Ta is the point when any power supply first reaches 300 mV .
2 Noted conditions apply between Ta and power-off (controlled or uncontrolled).
3 Tb is the point at which all supply and reference voltages are within their defined operating ranges
4 Power ramp duration tINIT0 (Tb - Ta) must not exceed 20ms.
5 The voltage difference between any of VSS, VSSQ, and VSSCA pins must not exceed 100 mV .

## CKE and Clock

Beginning at Tb, CKE must remain LOW for at least tINIT1, after which CKE can be asserted HIGH. The clock must be stable at least tINIT2 prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS_n, and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (as well as to subsequent falling and rising edges).
If any MRR commands are issued, the clock period must be within the range defined for tCKb . MRW commands can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb)
before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tINIT3 (Td). The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal shall be statically held at either LOW or HIGH. The ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tZQINIT.

## Reset Command

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4 while keeping CKE asserted and issuing NOP commands. Only NOP commands are allowed during time tINIT4.

## Mode Registers Reads and Device Auto-Initialization (DAI) polling:

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te , CKE can go LOW in alignment with power-down entry and exit specifications. MRR commands are only valid at this time if the CA bus does not need to be trained. CA Training may only begin after time Tf. User may issue MRR command to poll the DAI bit which will indicate if device auto initialization is complete; once DAI bit indicates completion, SDRAM is in idle state. Device will also be in idle state after tINIT5(max) has expired (whether or not DAI bit has been read by MRR command).As the memory output buffers are not properly configured by Te , some AC parameters must have relaxed timings before the system is appropriately configured.
After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than IINIT5 after the RESET command. The controller must wait at least tINIT5(max) or until the DAI bit is set before proceeding.

## ZQ Calibration:

If CA Training is not required, the MRW initialization calibration (ZQ_CAL) command can be issued to the memory (MR10) after time Tf. If CA Training is required, the CA Training may begin at time Tf. See 4.11.3, Mode Register Write - CA Training Mode for the CA Training command. No other CA commands (other than RESET or NOP) may be issued prior to the completion of CA Training. At the completion of CA Training (Tf'), the MRW initialization calibration (ZQ_CAL) command can be issued to the memory (MR10).
This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR3 device exists on the same bus, the controller must not overlap MRW ZQ_CAL commands. The device is ready for normal operation after tZQINIT..

## Normal Operation:

After tZQINIT (Tg), MRW commands must be used to properly configure the memory (for example the output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.
After the initialization sequence is complete, the device is ready for any valid command. After Tg , the clock frequency can be changed using the procedure described in the LPDDR3 specification..


Figure3-17 Voltage Ramp and Initialization Sequence
NOTE:

1. High-Z on the CA bus indicates NOP.
2. For $t_{\text {INIT }}$ values, see Table 3-42.
3. After RESET command (time Te), $R_{\mathrm{TT}}$ is disabled until ODT function is enabled by MRW to MR11 following Tg.
4. CA Training is optional.

Table 3-41 Timing Parameters for Initialization

| Symbol | min. | max. | Unit | Comment |
| :--- | :---: | :---: | :---: | :--- |
| tINIT0 | - | 20 | ms | Maximum Power Ramp Time |
| tINIT1 | 100 | - | ns | Minimum CKE low time after completion of power ramp |
| tINIT2 | 5 | - | tCK | Minimum stable clock before firstCKE high |
| tINIT3 | 200 | - | $\mu \mathrm{s}$ | Minimum Idle time after firstCKE assertion |
| tINIT4 | 1 | - | $\mu \mathrm{s}$ | Minimum Idle time after Reset command |
| tINIT5 | - | 10 | $\mu \mathrm{~s}$ | Maximum duration of Device Auto-Initialization |
| tZQINIT | 1 | - | $\mu \mathrm{s}$ | ZQ Initial Calibration |
| tCKb | 18 | 100 | ns | Clock cycle time during boot |

NOTE 1 If DAI bit is not read via MRR, SDRAM will be in idle state after tINIT5(max) has expired

## Initialization After Reset (without Power Ramp):

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

## Power-Off Sequence

The following procedure is required to power off the device.
While powering off, CKE must be held LOW ( $\leq 0.2 \times$ VDDCA); all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DM, DQS_t, and DQS_c voltage levels must be between VSSQ and VDDQ during the power-off sequence to avoid latch-up. CK_t, CK_c, CS_n, and CA input levels must be between VSSCA and VDDCA during the power-off sequence to avoid latch-up.
Tx is the point where any power supply drops below the minimum value specified.
Tz is the point where all power supplies are below 300 mV . After Tz , the device is powered off. The voltage difference between any of VSS, VSSQ, and VSSCA pins must not exceed 100 mV

Table 3-42 Power supply conditions

| Between... | ApplicableConditions |
| :--- | :--- |
| Txand Tz | $V_{\mathrm{DD} 1}$ mustbe greater than $V_{\mathrm{DD} 2}-200 \mathrm{mV}$ |
| Tx and Tz | $V_{\mathrm{DD} 1}$ mustbe greater than $V_{\mathrm{DDCA}}-200 \mathrm{mV}$ |
| Tx and Tz | $V_{\mathrm{DD} 1}$ mustbe greater than $V_{\mathrm{DDQ}}-200 \mathrm{mV}$ |
| Tx and Tz | $V_{\text {REF }}$ mustalways be less than all other supply voltages |

## Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:
At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300 mV ), the device must power off. During this period, the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than $0.5 \mathrm{~V} / \mu \mathrm{s}$ between Tx and Tz .

An uncontrolled power-off sequence can occura maximum of 400 times over the life of the device

Table 3-43 - Timing Parameters Power-Off

| Symbol | Value |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
|  | $\min$ | $\max$ | Unit |  |
| $t_{\text {POFF }}$ | - | 2 | s | Maximum Power-Off ramp time |

## Kingston

## Command truth table.

Table 3-44 Command Truth Table


Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

## Notes:

1. All LPDDR3 commands are defined by states of CS_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock
2. Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
3. AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
4. X" means "H or L (but a defined logic level)", except when the LPDDR3 SDRAM is in PD, SREF, or DPD, in which case CS_n, CK_t/CK_c, and CA can be floated after the required tCPDED time is satisfied, and until the required exit procedure is initiated as described in the respective entry/exit procedure"
5. Self refresh exitand Deep Power Down exitare asynchronous.
6. VREF must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
7. Caxr refers to command/address bit "x" on the rising edge of clock.
8. Caxf refers to command/address bit "x" on the falling edge of clock.
9. CS_n and CKE are sampled at the rising edge of clock
10. The least-significant column address C 0 is not transmitted on the CA bus, and is implied to be zero.
11. AB "high" during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-notcare.

CKE Truth Table
Table 3-45 - LPDDR3: CKE Table

| Derice Current State ${ }^{3}$ | $\mathrm{CKE}_{\mathrm{w} . \mathrm{l}^{1}}$ | CKEa ${ }^{1}$ | $\overline{\mathrm{CS}}{ }^{2}$ | Command $\mathrm{n}^{4}$ | Operation $\mathrm{n}^{4}$ | Derice Next State | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active Power Down | L | L | $x$ | X | Maintain Active Power Down | Active Power Down |  |
|  | L | H | H | NOP | Exit Active Power Down | Active | 8,8 |
| Idle <br> Power Down | L | L | $x$ | x | Maintain Idle Power Down | Idle Power Down |  |
|  | L | H | H | NOP | Exit ldele Power Down | Idle | 6,8 |
| Resetting <br> Power Down | L | L | x | x | Maintain Resetting Power Down | Resetting Power Down |  |
|  | L | H | H | NOP | Exit Resetting Power Down | Idle or Resetting | 6,9,12 |
| Deep <br> Power Down | L | L | x | x | Maintain Deep Power Down | Deep Power Down |  |
|  | L | H | H | NOP | Exit Deep Power Down | Power On | 8 |
| Self Refresh | L | L | x | x | Maintain Self Refresh | Self Refresh |  |
|  | L | H | H | NOP | Exit Self Refresh | Idle | 7,10 |
| Bank(s) Active | H | L | H | NOP | Enter Active Power Down | Active Power Down |  |
| All Banks Idle | H | L | H | NOP | Enter Idle Power Down | Idle Power Down | 13 |
|  | H | L | L | Enter Self-Refresh | Enter Self Refresh | Self Refresh | 13 |
|  | H | L | L | Enter DPD | Enter Deep Power Down | Deep Power Down | 13 |
| Resetting | H | L | H | NOP | Enter Resetting Power Down | Resetting Power Down |  |
| Other states | H | H | Refer to the Command Truth Table |  |  |  |  |

Notes:
1 "CKEn" is the logic state of CKE at clock rising edge n; "CKEn-1" was the state of CKE at the previous clock edge.
2 "CS_n" is the logic state of CS_n at the clock rising edge n;
3 "Current state" is the state of the LPDDR3 device immediately prior to clock edgen.
4 "Command n " is the command registered at clock edge N , and "Operation n " is a result of "Command n ".
5 All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
6 Power Down exit time (tXP) should el apse before a command other than NOP is issued.
7 Self-Refresh exittime (tXSR) should elapse before a command other than NOP is issued.
8 The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
9 The clock must toggle at least twice during the tXP period.
10 The clock must toggle at least twice during the tXSR time.
11 ' X ' means 'Don't care'.
12 Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired.
13 In the case of ODT disabled, allDQ outputshall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VDDQ.

## Kingston

## Mode Register Definition

Table 3-47 shows the mode registers for DDR3 Mobile RAM.
Each register is denoted as " R " if it can be read but not written and " W " if it can be written but not read. Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register

Table 3-46 Mode Register Assignment


Notes: 1. RFU bits shall be setto ' 0 ' during Mode Register writes.
2.. All Mode Registers thatare specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall be toggled.
3. All Mode Registers that are specified as RFU shall not be written.
4. Writes to read-only registers shall have no impact on the functionality of the device.

## MR\#0_Device Information (MA<7:0> = 00H): Read-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RL3 | WL (Set B) <br> Support | (RFU) | RZQI | OP0 |  |


| OP<0> | DAI (Device Auto-Initialization Status) 0B: DAI complete <br> 1B: DAI still in progress |
| :---: | :---: |
| $\mathrm{OP}<4: 3>$ | RZQI (Built in Self Test for RZQ Information) <br> 01B: ZQ-pin may connect to VDDCA or float <br> 10B: ZQ-pin may short to GND <br> 11B: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDDCA or float nor short to GND) |
| $\mathrm{OP}<6>$ | $\begin{aligned} & \text { WL (Set B) Support } \\ & \text { 1B: DRAM supports WL (Set B) } \end{aligned}$ |
| $\mathrm{OP}<7>$ | RL3 Support <br> 1B: DRAM supports $\mathrm{RL}=3, \mathrm{nWR}=3, \mathrm{WL}=1$ for frequescies $\leq 166 \mathrm{MHz}$ |

Notes:

1. RZQI will be set upon completion of the MRW ZQ Initialization Calibration command.
2. If ZQ is connected to VDDCA to set default calibration, $\mathrm{OP}[4: 3]$ shall be set to 01 . If ZQ is not connected to VDDCA, either OP[4:3]=01 or OP[4:3]=10 might indicate aZQ-pin assembly error. It is recommended that the assembly error is corrected.
3. In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 2), the DDR3 Mobile RAM device will default to factory trim settings for RON, and willignore ZQ calibration commands. In either case, the system may not function as intended.
4. In the case of the ZQ self-testreturning a value of 11 b , this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. $240 \Omega \pm 1 \%$ ).

MR\#1_Device Feature 1 (MA<7:0> = 01H): Write-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | OP0 9.


| $\mathrm{OP}<2: 0>$ | BL |
| :---: | :---: |
|  | 011B: BL8 (Default) |
| OP<7:5> | If nWRE (in MR\#2 OP<4>) $=0$ |
|  | 001B: nWR $=3$ (default) |
|  | 100B: $\mathrm{nWR}=6$ |
|  | 110B: $\mathrm{nWR}=8$ |
|  | 111B: $\mathrm{nWR}=9$ |
|  | $\begin{aligned} & \text { else (if nWRE (in MR\#2 OP<4>) = 1) } \\ & 000 \mathrm{~B}: \mathrm{nWR}=10 \end{aligned}$ |
|  | 001B: $\mathrm{nWR}=11$ |
|  | 010B: $\mathrm{nWR}=12$ |
|  | 100B: $\mathrm{nWR}=14$ |
|  | 110B: $\mathrm{nWR}=16$ |
|  | All others: Reserved |

Notes:

1. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).
2. The range of nWR is extended using an extra bit (nWRE) in MR\#2.

MR\#2_Device Feature 2 (MA<7:0> = 02H): Write-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write <br> Leveling | WL Select | (RFU) | nWRE |  | RL \& WL |  |  |


| OP<3:0> | RL \& WL $\begin{aligned} & \text { If OP<6> = } 0(\mathrm{WL} \text { Set A, default }) \\ & 0001 \mathrm{~B}: ~ R L=3 / \mathrm{WL}=1(\leq 166 \mathrm{MHz})^{* 1} \\ & 0100 \mathrm{~B}: \mathrm{RL}=6 / \mathrm{WL}=3(\leq 400 \mathrm{MHz}) \\ & 0110 \mathrm{~B}: \mathrm{RL}=8 / \mathrm{WL}=4(\leq 533 \mathrm{MHz}) \\ & 0111 \mathrm{~B}: \mathrm{RL}=9 / \mathrm{WL}=5(\leq 600 \mathrm{MHz}) \\ & 1000 \mathrm{~B}: \mathrm{RL}=10 / \mathrm{WL}=6(\leq 667 \mathrm{MHz} \text {, default }) \\ & 1001 \mathrm{~B}: \mathrm{RL}=11 / \mathrm{WL}=6(\leq 733 \mathrm{MHz}) \\ & 1010 \mathrm{~B}: \mathrm{RL}=12 / \mathrm{WL}=6(\leq 800 \mathrm{MHz}) \\ & 1100 \mathrm{~B}: \mathrm{RL}=14 / \mathrm{WL}=8(\leq 933 \mathrm{MHz}) \end{aligned}$ <br> All others: Reserved |
| :---: | :---: |
| $\mathrm{OP}<4>$ | nWRE <br> 0 B : Enable nWR programming $\leq 9$ <br> 1B: Enable nWR programming > 9 (default) |
| $\mathrm{OP}<6>$ | WL Select <br> 0B: Select WL Set A (default) <br> 1B: Select WLSet B *2 |
| $\mathrm{OP}<7>$ | Write Leveling <br> 0B: Write Leveling Mode disabled (default) <br> 1B: Write Leveling Mode enabled |

[^1]Table 3-48 DDR3 Mobile RAM Read and Write Latency

| Data Rate [Mbps] | $\mathbf{3 3 3}$ | $\mathbf{8 0 0}$ | $\mathbf{1 0 6 6}$ | $\mathbf{1 2 0 0}$ | $\mathbf{1 3 3 3}$ | $\mathbf{1 4 6 6}$ | $\mathbf{1 6 0 0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tCK [ns] | 6 | 2.5 | 1.875 | 1.67 | 1.5 | 1.36 | 1.25 |
| RL | 3 | 6 | 8 | 9 | 10 | 12 |  |
| WL (Set A) | 1 | 3 | 4 | 5 | 6 | 6 |  |
| WL (Set B) | 1 | 3 | 4 | 5 | 8 | 9 | 9 |

MR\#3_I/0 Configuration 1 (MA<7:0> = 03H): Write-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(\mathrm{RFU})$ |  |  |  |  |  |  |  |


| $\mathrm{OP}<3: 0>$ | DS |
| :--- | :--- |
|  | 0001B: $34.3 \Omega$ typical pull-down/pull-up <br> $0010 \mathrm{~B}: 40 \Omega$ typical pull-down/pull-up (default) <br> $0011 \mathrm{~B}: 48 \Omega$ typical pull-down/pull-up <br> $0100 \mathrm{~B}:$ Reserved <br> $0110 \mathrm{~B}:$ Reserved <br> $1001 \mathrm{~B}: 34.3 \Omega$ typical pull-down, $40 \Omega$ typical pull-up <br> $1010 \mathrm{~B}: 40 \Omega$ typical pull-down, $48 \Omega$ typical pull-up <br> $1011 \mathrm{~B}: 34.3 \Omega$ typical pull-down, $48 \Omega$ typical pull-up <br> All others: Reserved |

## MR\#4_Device Temperature (MA<7:0> = 04H): Read-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TUF | (RFU) |  |  |  | Refresh Rate |  |  |


| $\mathrm{OP}<2: 0>$ | Refresh Rate <br> 000B: Low temperature operating limit exceeded <br> 001 B: $4 \times$ tREFI, $4 \times$ tREFIpb, $4 \times$ tREFW <br> 010B: $2 \times$ tREFI, $2 \times$ tREFIpb, $2 \times$ tREFW <br> 011B: $1 \times$ tREFI, $1 \times$ tREFIpb, $1 \times \operatorname{tREFW}\left(\leq+85^{\circ} \mathrm{C}\right)$ <br> 100B: $0.5 \times$ tREFI, $0.5 \times$ tREFIpb, $0.5 \times$ tREFW <br> 101B: $0.25 \times$ tREFI, $0.25 \times$ tREFIpb, $0.25 \times$ tREFW, do not de-rate AC timing <br> 110 B: $0.25 \times$ tREFI, $0.25 \times$ tREFIpb, $0.25 \times$ tREFW, de-rate AC timing <br> 111B: High temperatureoperatinglimit exceeded |
| :---: | :---: |
| $\mathrm{OP}<7>$ | TUF(Temperature Update Flag) <br> 0B: $\mathrm{OP}<2: 0>$ value has not changed since last read of MR4. <br> 1B: $\mathrm{OP}<2: 0>$ value has changed since last read of MR4. |

Notes: 1. A Mode Register Read from MR4 will reset OP7 to ' 0 '.
2. OP7 is resetto ' 0 ' at power-up. $\mathrm{OP}<2: 0>$ bits are undefined after power-up.
3. If OP2 equals ' 1 ', the device temperature is greater than $85^{\circ} \mathrm{C}$.
4. OP7 is set to " 1 " if OP2:OP0 has changed at any time since the last read of MR4.
5. DDR2 Mobile RAM willdrive $\mathrm{OP}<6: 5>$ to ' 0 '.
6. Specified operating temperature range and maximum operating temperature are refer to Section 1 Electrical Conditions on page 6 . If maximum temperature is $85^{\circ} \mathrm{C}$, functionality for over $85^{\circ} \mathrm{C}$ is not guaranteed.

MR\#5_Basic Configuration 1 (MA<7:0> = 05H): Read-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer ID |  |  |  |  |  |  |  |


| OP $<7: 0>$ | Manufacturer ID <br> $\mathbf{0 0 0 0 0 1 0 1 B}$ (Nanya) |
| :--- | :--- |

MR\#8_Basic Configuration 4 (MA<7:0> = 08BH): Read-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/O width | Density |  |  |  |  | Type |  |


| $\mathrm{OP}<1: 0>$ | Type |
| :--- | :--- |
|  | 11B: LPDDR3 |
| $\mathrm{OP}<5: 2>$ | Density |
|  | $010 \mathrm{~B}: 4 \mathrm{~Gb}$ |
| $\mathrm{OP}<7: 6>$ | $\mathrm{I} / \mathrm{O}$ width |
|  | $00 \mathrm{~B}: \times 32$ |
|  | $01 \mathrm{~B}: \times 16$ |

MR\#10_Calibration (MA<7:0> = 0AH): Write-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Calibration Code |  |  |  |  |  |  |  |


| OP $<7: 0>$ | Calibration Code |
| :--- | :--- |
|  | 0xFF: Calibration command after initial ization |
|  | 0xAB: Long calibration |
|  | 0x56: Short calibration |
|  | 0xC3: ZQ Reset |
|  | others: Reserved |

Notes: 1. Host processor shall not write MR10 with "Reserved" values.
2. DDR2 Mobile RAM Devices shall ignore calibration command when a "Reserved" value is written into MR10.
3. See AC timing table for the calibration latency.

## MR\#11_0DT Feature (MA<7:0> = 0BH): Write-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (RFU) |  |  |  |  |  |  |
|  |  | PD | DQ ODT |  |  |  |


| OP<1:0> | DQ ODT 00B: Disabled (default) 01B: RZQ/4 10B: RZQ/2 11B: RZQ/1 |
| :---: | :---: |
| OP<2> | PD Control (Power-down Control) 0B: ODT disabled by DRAM during powerdown (default) 1B: ODT enabled by DRAM during power-down |

MR\#16_PASR_Bank Mask (MA<7:0> = 010H): Write-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bank Mask |  |  |  |  |  |  |  |


| $\mathrm{OP}<7: 0>$ | Bank Mask <br> 0B: refresh enable to the bank (=unmasked, default) <br> 1B: refresh blocked (=masked) |
| :--- | :--- |

## MR\#17_PASR_Segment Mask (MA<7:0> = 11H): Write-only

| OP7 | OP6 | OP5 | OP4 | OP3 | OP2 | OP1 | OP0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Segment Mask |  |  |  |  |  |  |  |


| OP<7:0> | ```Segment 0B: refresh enable to the segment (=unmasked, default) 1B: refresh blocked (=masked) Segment and OP corresponding table``` |  |  |
| :---: | :---: | :---: | :---: |
|  | OP<7:0> | Segment |  |
|  |  | Segment \# | Row Address (R14:12) |
|  | OP0 | Segment 0 | 000B |
|  | 0P1 | Segment 1 | 001B |
|  | OP2 | Segment 2 | 010B |
|  | OP3 | Segment 3 | 011B |
|  | 0P4 | Segment 4 | 100B |
|  | OP5 | Segment 5 | 101B |
|  | 0P6 | Segment 6 | 110B |
|  | 0P7 | Segment 7 | 111B |

Note: 1. Each bank can be masked independently by setting each OP value.

## Section 4

## Revision History

## Revision History

| Rev. | History | Date |
| :---: | :---: | :---: |
| 1.0 | Initial Release | Sept. / 2021 |
| 1.1 | Added Kingston contact info | June / 2023 |

## Contact Kingston



For more information, visit us at: https://www.kingston.com/en/solutions/embedded-and-industrial
For direct support, please contact us at: https://www.kingston.com/en/form/embedded
For quick questions, please email us at: emmc@kingston.com


[^0]:    $1 \mathrm{RL}=3 / \mathrm{WL}=1$ setting is an optional feature. Refer to MR0 OP $<7>$.
    2 Write Latency (Set B) support is an optional feature. Refer to MR0 OP<6>

[^1]:    Notes: 1. See MR\#0, OP<7>
    2. See MR\#0, OP<6>

