TOSHIBA CDMOS Integrated Circuit Silicon Monolithic

TC62D776CFNAG

16-Channel Constant-Current LED Driver of the 3.3-V and 5-V Power Supply


The TC62D776CFNAG is a constant-current driver for LED and LED display lighting applications.

The output current from each of the 16 outputs is programmable via a single external resistor.

The TC62D776CFNAG contains a 16-channel shift register, a 16-channel latch, a 16-channel AND gate and a 16-channel constant-current output.

Fabricated with a CMOS process, the TC62D776CFNAG allows high-speed data transfer.

It operates with a 3.3- or 5-V power supply.



Weight: 0.14g (typ.)

Features

• Supply voltage : VDD = 3.0 to 5.5 V

• 16-output built-in

• Output current setup range : IOUT = 1.5 to 90 mA

• Constant current output accuracy (@ REXT = 1.2 kΩ, VOUT = 1.0 V, VDD = 3.3 V, 5.0 V)

: S rank; between outputs ± 1.5 % (max)

: S rank; between devices ± 1.5 % (max)

: N rank; between outputs ± 2.5 % (max)

: N rank; between devices ± 2.5 % (max)

●Output voltage : Vout = 17 V (max)

• I/O interfaces (Schmitt trigger input)

Data transfer frequency : fSCK = 25 MHz (max)
 Operation temperature range : Topr = −40 to 85 °C

• 8-bit (256 steps) current correction function built-in.

1 bit (HC) by the MSB side: Selects the output current range.

7 bit by the LSB side: Output current is adjusted at 128 steps in the range of 11% to 45%. (In the case of HC=1)

Output current is adjusted at 128 steps in the range of 50% to 200%. (In the case of HC=0)

- Thermal shutdown function (TSD) built-in.
- Output error detection function built-in.

Auto-output error detection and manual-output error detection using commands


Output open detection function (OOD) and output short detection function (OSD) built-in.

- Power-on-reset function built-in. (When the power supply is turned on, internal data is reset)
- Stand-by function built-in. (IDD = 1μ A at standby mode)
- Output delay function built-in. (Output switching noise is reduced)
- Package : P-SSOP24-0409-0.64-001


For detailed part naming conventions, contact your local Toshiba sales representative or distributor.



Block Diagram



Pin Assignment (top view)




Terminal Description


Pin No.	Pin Name	Function
1	GND	GND terminal
2	SIN	Serial data input terminal
3	SCK	Serial data transfer clock input terminal
4	TRANS	Data transfer command input terminal
5	OUT0	Constant-current output terminal
6	OUT1	Constant-current output terminal
7	OUT2	Constant-current output terminal
8	OUT3	Constant-current output terminal
9	OUT4	Constant-current output terminal
10	OUT5	Constant-current output terminal
11	OUT6	Constant-current output terminal
12	OUT7	Constant-current output terminal
13	OUT8	Constant-current output terminal
14	OUT9	Constant-current output terminal
15	OUT10	Constant-current output terminal
16	OUT11	Constant-current output terminal
17	OUT12	Constant-current output terminal
18	OUT13	Constant-current output terminal
19	OUT14	Constant-current output terminal
20	OUT15	Constant-current output terminal
21	ENABLE	An output current enable signal input terminal In "H" level input, outputs are turned off compulsorily. In "L" level input, outputs are ON/OFF controlled according to serial data.
22	SOUT	Serial data output terminal.
23	R-EXT	An external resistance for an output current setup is connected between this terminal and ground.
24	VDD//	Power supply terminal

Equivalent Circuits for Inputs and Outputs


1. **ENABLE** Terminal




SCK and SIN Terminals




4. OUT0 to OUT15 Terminals




2. TRANS Terminal



3. SOUT Terminal



Timing Diagram



The TC62D776CFNAG can operate with a 3.3- or 5.0-V power supply. The same voltage must be supplied to the power and signal (SCK/SIN/TRANS/ENABLE) domains.

The explanation of the function (Basic data input pattern)

Data is serially loaded into the TC62D776CFNAG using the SIN and SCK inputs. Command selection is done via the SCK and TRANS inputs.

About the operation of each command

Symbol	Num of SCK at TRANS="H" (Note2)	Operation
S0	0,1	Input of output ON/OFF data.
S1	5,6	Executes output open/short detection manually. (Note1) Transfers the result of open/short detection to the 16-bit Shift Register. (Note1)
S2	7,8	Input of state setting data (1).
S3	9,10	Input of state setting data (2).
Note 1: V	When output open/sh	ort detection is enabled.


Note 2: SCK p	ulse trains other than those shown above are not recognized as commands.
•S0 command (Inj	out of output ON/OFF data.)
TRANS	The number of SCK pulses at TRANS="H" is 0 or 1.
2114 -	OUTPUT ON/OFF DATA
•S1 command (Ou	atput open/short detection function manual operation is executed.)
sck	
TRANS	The number of SCK pulses at TRANS="H" is 5 or 6
SIN -{	OUTPUT ON/OFF DATA
∙S2 command (Inj	out of state setting data (1).)
sck	
TRANS	The number of SCK pulses at TRANS="H" is 7 or 8
SIN (State setting data (1)
•S3 command (Inj	out of state setting data (2).)
>	
sck <u>∏</u> ∏	
TRANS	The number of SCK pulses at TRANS="H" is 9 or 10
SIN	State setting data (2)

About the operation of each command

S0 command (Input of output ON/OFF data.)

Description

If SCK pulses High zero or one time while TRANS is High, it is interpreted as the S0 command, which acts as follows.



Command execution

Input form of output ON/OFF data

MSB LSB D15 D14 D13 D12 D8 D4 D11 D10 D9 D7 D6 D5 (D3 D0 D2 D₁ OUT15 OUT14 OUT13 OUT12 OUT11 OUT10 OUT9 OUT8 OUT7 OUT6 OUT5 OUT4 OUT3 OUT2 OUT0 OUT1

Input in MSB first.

Output ON/OFF data setting

Input Data	Setting (7/
1	Output turn on
0	Output turn off

Default after power-on

Data	Setting //	
0	Output turn off	

Automatic Error Detection Mode


If output open/short detection is enabled, its result is automatically transferred from the Error Detection Result register to the 16-bit Shift Register, which can be shifted out from the SOUT pin.

Output open/short detection can be enabled with the S3 command.

Open/short errors can be detected only for output channels that are enabled for at least 800 ns (note 1) and are configured to be turned on. For the disabled output channels, the detection result will be 1 (normal). If the output channels stay on for no longer than 800 ns, the automatic error detection result will be invalid; in this case, the detection results of all channels will be 1 (normal).

Note 1: Automatic error detection is triggered by the falling edge of the ENABLE signal. Thus, this feature can not be used when ENABLE is tied Low.

In the figure shown below, the outputs are enabled for over 800 ns during the Terr2 period, but the automatic error detection result is invalid; thus, it should be kept in mind that the detection results will be 1 (normal) for all channels.



Output form of output opening/short detection result data

The result of output open/short detection is transferred to the 16-bit Shift Register in the format shown below.

MSB LSB

E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
OUT15	OUT14	OUT13	OUT12	OUT11	OUT10	OUT9	OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0

Error code (when output open detection function is effective)

Judging in error detection	Error code	Condition of output terminal
V _{OOD} ≥V _{OUT}	0	Open
V _{OOD} <v<sub>OUT</v<sub>	1	Normal


Error code (when output short detection function is effective)

Judging in error detection	Error code Condition of output terminal
Vosd≤Vout	0 short-circuit
Vosd>Vout	1 Normal

Error code (when output open/short detection function is effective)

Judging in error detection	Error code	Condition of output terminal
Vood≥Vout or Vosd≤Vout	(0)	Open or short-circuit
Vood <vout or="" vosd="">Vout</vout>		Normal
*When both output error detection function	is effective, Open a	nd short-circuit are undistinguishable.

Basic input pattern of S0 command (When output opening/short detection is effective.)



After the S0 command is loaded, the first SCK pulse (marked X above) is used to transfer an error detection result to the 16-bit Shift Register. At this time, the TC62D776CFNAG ignores the SIN input.

S1 command (Output open/short detection function manual operation is executed.)

Description

If SCK pulses High five or six times while TRANS is High, it is interpreted as the S1 command, which acts as follows.

If output open/short detection is enabled, a current of approximately 60 μ A is forced to flow to all the outputs during the $t_{ON(S1)}$ period in order to perform open/short detection. $t_{ON(S1)}$ is approximately 800 ns long.

Its result is immediately transferred to the 16-bit Shift Register, which can be shifted out from the SOUT pin.


The format used to transfer the detection result is the same as for the S0 command.

Output open/short detection can be enabled with the S3 command.

Note: The S1 command should be loaded when the outputs are off. The S1 command is not executed if it is loaded when ENABLE = Low. The S1 command is not also executed when output open/short detection is disabled.

SCK should not be applied during the t_{ON(S1)} period.

Basic input pattern of S1 command



After the S1 command is loaded, the first SCK pulse (marked X above) is used to transfer an error detection result to the 16-bit Shift Register. At this time, the TC62D776CFNAG ignores the SIN input.



S2 command (Input of state setting data (1).)


Description

If SCK pulses High seven or eight times while TRANS is High, it is interpreted as the S0 command, which acts as follows.

The TC62D776CFNAG transfers the state control data (1) from the 16-bit Shift Register to the State Control register.

The states that can be programmed with the S2 command are shown below.

Basic input pattern of S2 command)



Command execution

Input form of state setting data (1)

MSB LSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5 D4	D3	D2	D1	D0
A7	A6	A5	A4	A3	A2	A1 /	AQ	R0	S0	TO (U0)	-	-	H0	L0

^{*}Input in MSB first.

State setting data (1) setting

Setting bit	Outline of command	Input	Default after	
Octung bit	edunie or commune	$\langle \mathcal{O} \rangle$	1	power-on
A7	Setting of	High set mode	Low set mode	High set mode
A	current correction range	50% to 200%	11% to 45%	50% to 200%
A6 to A0	Setting of current correction data	Refer to atta	100%	
R0 to U0	TEST Mode setti	ng. Please input "L" o	data.	"L"
H0	Data Initialization	Normal	Initialization	Normal
LO	Setting of standby mode (1)	Normal	Active	Normal

^{*}Please input "L" data to D7 to D2.

Details of each setting

A setting (setting of current correction data)

1. In the case of a high setting mode (50% to 200%)

1014						_	0 /0 to 200 /0)		101	A [= 1	Λ Γ 4 1	101 4	101	A [4]	101	O
A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current gain(%)		A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current gain(%)
1	1	1	1	1	1	1	200.00		0	1	1	1	1	1	1	124.41
1	1	1	1	1	1	0	198.82		0	1	1	1	<u>1</u>	1	0	123.23
1	1	1	1	1	0	1	197.64		0	1	1	1	(1)	0	1	122.05
1	1	1	1	1	0	0	196.46		0	1	1	1	1) 1/0	0	120.87
1	1	1	1	0	1	1	195.28		0	1	1	1	0	/ 1	1	119.69
1	1	1	1	0	1	0	194.09		0	1	1	7	> \0	1	0	118.50
1	1	1	1	0	0	1	192.91		0	1	<u>1</u>	((1//	(0	0	1	117.32
1	1	1	1	0	0	0	191.73		0	1	1	\ĭ<	/ ø	0	0	116.14
1	1	1	0	1	1	1	190.55		0	1	1	0	1	1	1	114.96
1	1	1	0	1	1	0	189.37		0	1	(1(10	1	1	0	113.78
1	1	1	0	1	0	1	188.19		0	1	\1\	01	1	0	1	112.60
1	1	1	0	1	0	0	187.01		0	1 _	1	0	1	0	0	111.42
1	1	1	0	0	1	1	185.83		0	1//	1	0	0	1	_ 1	110.24
1	1	1	0	0	1	0	184.65		0	N(1	> 0	0	. (1	0	109.06
1	1	1	0	0	0	1	183.46		0	1	1	0	0	0	N	107.87
1	1	1	0	0	0	0	182.28		0	$\overline{}$	7	0	0 (0	0	106.69
1	1	0	1	1	1	1	181.10		0 / /	71/	0	1	1	\1	√ 1	105.51
1	1	0	1	1	1	0	179.92		0 \	//1)	0	1	1)1/	0	104.33
1	1	0	1	1	0	1	178.74		0		0	1	$\sqrt{1}$	10/))1	103.15
1	1	0	1	1	0	0	177.56	_	0	Ť	0	1		90	0	101.97
								\ (100.79
1	1	0	1	0	1	1	176.38		0	√1	0	1/	0	⇒ 1	1	(Default)
1	1	0	1	0	1	0	175.20	(\vdash)	0	. 1	0	(1	0	1	0	99.61
1	1	0	1	0	0	1	174.02		0	1	0	_1	~0/	0	1	98.43
1	1	0	1	0	0	0	172.83		0	1	0	<u></u>	-	0	0	97.24
1	1	0	0	1	1	1	171.65		0	1	0((//0	1	1	1	96.06
1	1	0	0	1	1	0	170.47	\rightarrow	0	1_	0	$\begin{pmatrix} 0 \\ 0 \end{pmatrix}$	1	1	0	94.88
1	1	0	0	1	0	1	169,29	l	0	/1	0	0	1	0	1	93.70
1	1	0	0	1	0	0	168.11	\geq	0 /	/1	0	0	1	0	0	92.52
1	1	0	0	0	1	1	166.93		0 <	\leq	0	0	0	1	1	91.34
1	1	0	0	0	1	0	165.75		0	1	0)	0	0	1	0	90.16
1	1	0	0	0	0	1	164.57	l	0	1	0	0	0	0	1	88.98
1			0		0			l			0	-				87.80
	1	0		0		0_	163.39	l	0	1		0	0	0	0	
1	0	1	1	1	1	1	162.20	<u> </u>	0	0	1	1	1	1	1	86.61
1	0	1	1	1	0	0	161.02	_	0	0	1	1	1	0	0	85.43
1	0	1	1		0	0	159.84		0	0			1			84.25
1	0	1	1	0	1	7/1/	158.66 157.48		0	0	1	1	0	0 1	0	83.07
			1		-{($\overline{}$			_	0						81.89 80.71
1	0	1	1	0		(0)	156.30 155.12	_	0	0	1	1	0	1	0	79.53
	0			/ / ` `	0			/ / /	0		1		0	0	1	
1	0	1	1 /	0	1	0	153.94		0	0	1	1	0	1	0	78.35
	0	1	0 <	1/			152.76		0	0	1	0	1		1	77.17
1	0	1	0	\ <u>1</u> ^/_	1	0	151.57		0	0	1	0	1	1	0	75.98
1	0	1	0	1	0	1	150.39		0	0	1	0	1	0	1	74.80
1	0	1	0	1	0	0	149.21		0	0	1	0	1	0	0	73.62
1	0	1	0	0	1	1	148.03		0	0	1	0	0	1	1	72.44
1	0	1 <	0/	0	1	0	146.85		0	0	1	0	0	1	0	71.26
1	0	1	20	9	0	1	145.67	l	0	0	11	0	0	0	1	70.08
1	0	1	0	0)	0	0 (144.49	I	0	0	1	0	0	0	0	68.90
1	0	0/	_1\	1	1	1//	143.31	l	0	0	0	1	1	1	1	67.72
1	0	0 (1)	1	1	0	142.13	l	0	0	0	1	1	1	0	66.54
1	0	0	_1/ /	1	0	1	140.94		0	0	0	1	1	0	1	65.35
1	0	0	_1/	1 /	> 0 (0	139.76		0	0	0	1	1	0	0	64.17
1	0	0	1	0 (1 \	1	138.58	I	0	0	0	1	0	1	1	62.99
1	0	0	<u>)</u> 1	0 \	<u>\1</u> /	0	/ 137.40		0	0	0	1	0	1	0	61.81
1	0	0	1	0	20	1	136.22		0	0	0	1	0	0	1	60.63
1	0	0	1	0	0	0	135.04		0	0	0	1	0	0	0	59.45
1	0	0	0	1	1	\searrow	133.86		0	0	0	0	1	1	1	58.27
1	0	0	0	1	1	0	132.68		0	0	0	0	1	1	0	57.09
1	0	0	0	1	0	1	131.50		0	0	0	0	1	0	1	55.91
1	0	0	0	1	0	0	130.31		0	0	0	0	1	0	0	54.72
1	0	0	0	0	1	1	129.13		0	0	0	0	0	1	1	53.54
1	0	0	0	0	1	0	127.95		0	0	0	0	0	1	0	52.36
1	0	0	0	0	0	1	126.77		0	0	0	0	0	0	1	51.18
1	0	0	0	0	0	0	125.59		0	0	0	0	0	0	0	50.00
								_	Į.					•		

2. In the case of a low setting mode (11% to 45%)

A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current gain(%)		A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	Current gain(%)
1	1	1	1	1	1	1	45.00		0	1	1	1	1	1	1	27.87
1	1	1	1	1	1	0	44.73		0	1	1	1	1	1	0	27.60
1	1	1	1	1	0	1	44.46		0	1	1	1	1	0	1	27.33
1	1	1	1	1	0	0	44.20		0	1	1	1_	1	0	0	27.06
1	1	1	1	0	1	1	43.93		0	1	1	1	0	1	1	26.80
1	1	1	1	0	1	0	43.66		0	1	1	1	>0	1	0	26.53
1	1	1	1	0	0	1	43.39		0	1	1	1 (0	0	1	26.26
1	1	1	1	0	0	0	43.13		0	1	1	1 \	0) >0	0	25.99
1	1	1	0	1	1	1	42.86		0	1	1	0	2.1	1	1 0	25.72
1	1	1	0	1	0	0 1	42.59 42.32		0	1	_ 1	(0)	(\)	0	1	25.46 25.19
1	1	1	0	1	0	0	42.06		0	1	1	0/);	0	0	24.92
1	1	1	0	0	1	1	41.79		0	1	1	0	0	1	1	24.65
1	1	1	0	0	1	0	41.52		0	1	1	0	0	1	0	24.39
1	1	1	0	0	0	1	41.25		0	1	(1	0	0	0	1	24.12
1	1	1	0	0	0	0	40.98		0	1 _	1	0	0	0	0	23.85
1	1	0	1	1	1	1	40.72		0	1/_	0.	1	1	1	1	23.58
1	1	0	1	1	1	0	40.45		0	1/4	0	, 1	1	.(1	0	23.31
1	1	0	1	1	0	1	40.18		0	A.	0	1	1	(0)	1	23.05
1	1	0	1	1	0	0	39.91		0	7	9	1	1 (0	0	22.78
1	1	0	1	0	1	1	39.65		0//	71/	0	1	0	1	√ 1	22.51
1	1	0	1	0	1	0	39.38		0 \ \	//1)	0	₹	0))1/	0	22.24
1	1	0	1	0	0	1	39.11		0	1	0	1	0	(0))) 1	21.98
1	1	0	1	0	0	0	38.84	(0	1	0	1	0	9	/ 0	21.71
1	1	0	0	1	1	1	38.57		0	1	0	0	1	4	1	21.44
1	1	0	0	1	1	0	38.31 38.04		0	1	0	0	1	1 0	0	21.17 20.91
1	1	0	0	1	0	0	37.77		0	1	0	0	$\frac{1}{2}$	0	1 0	20.91
1	1	0	0	0	1	1	37.50		0	1	0/	0	~ \	1	1	20.37
1	1	0	0	0	1	0	37.24		0	1	0 (7/0	0	1	0	20.10
1	1	0	0	0	0	1	36.97		0	1	0	(0)	0	0	1	19.83
1	1	0	0	0	0	0	36.70		0	1	0.	Ö	0	0	0	19.57
1	0	1	1	1	1	1	36.43	/	0 /	/ 0	1	1	1	1	1	19.30
1	0	1	1	1	1	0	36.17		0	0	1\	1	1	1	0	19.03
1	0	1	1	1	0	1	35.90		0	0	1//	1	1	0	1	18.76
1	0	1	1	1	0	0	35.63		0	0	1/	1	1	0	0	18.50
1	0	1	1	0	1	1_	35.36		0	0	1	1	0	1	1	18.23
1	0	1	1	0	1	0_	35.09		0/	0	1	1	0	1	0	17.96
1	0	1	1	0	0	(1(34.83		0	0	1	1	0	0	1	17.69
1	0	1	1	0	0	0	34.56		0	0	1	1	0	0	0	17.43
1	0	1	0	1	1_	1	34.29	~	0	0	1	0	1	1	1	17.16
1	0	1	0	11	1	7/0/	34.02	_	0/	0	1	0	1	1	0	16.89
1	0	1	0	1	0	(1)	33.76 33.49		0	0	1	0	1	0	1 0	16.62 16.35
1	0	1	0 /	0	1	1	33.49	//	70	0	1	0	0	1	1	16.09
1	0	1	0<	0	~1	70	32.95) 0	0	1	0	0	1	0	15.82
1	0	1	0	0/	0	1	32.69		0	0	1	0	0	0	1	15.55
1	0	1	0	0	0	0	32.42		0	0	1	0	0	0	0	15.28
1	0	0	1	1	3	1	32.15	\geq	0	0	0	1	1	1	1	15.02
1	0	0	1	1	1	0	31.88		0	0	0	1	1	1	0	14.75
1	0	0 <	\1\frac{1}{1}	1	0	1	31.61		0	0	0	1	1	0	1	14.48
1	0	0	7.1	1	0	0	31.35		0	0	0	1	1	0	0	14.21
1	0	0	1	<u>_0</u> /	1	1 /	31.08		0	0	0	1	0	1	1	13.94
1	0	0	-	0	1	0	30.81		0	0	0	1	0	1	0	13.68
1	0	0 (1/	0	0	1	30.54		0	0	0	1	0	0	1	13.41
1	0	0	_1))	0	0	0	30.28		0	0	0	1	0	0	0	13.14
1	0	0	9	1	> 1 ((1)	30.01		0	0	0	0	1	1	1	12.87
1_	0	0	0	1 (1 \	0	29.74		0	0	0	0	1	1	0	12.61
1	0	0	> 0	1	0/	1	29.47		0	0	0	0	1	0	1	12.34
1	0	0	0	1	20	0	29.20		0	0	0	0	1	0	0	12.07
1	0	0	0	0	1	1	28.94		0	0	0	0	0	1	1	11.80
1	0	0	0	0	0	1	28.67 28.40		0	0	0	0	0	0	0 1	11.54 11.27
1	0	0	0	0	0	0	28.13		0	0	0	0	0	0	0	11.00
<u> </u>	J	J	J	J	J	J	20.10		J	J	J	J	J	J	J	11.00

12 2014-10-01

R, S, T, U setting (Setting of Test Mode)

R, S, T, U[0]	Setting of Test Mode
0	Normal operation mode. (Default after power-on)
1	Test Mode.

H setting (Setting of Initialization)

H[0]	Setting of Initialization	
0	Normal operation mode (Default after power-on)	
1	Initializes all the internal data of the IC.	7/^
ı	After initialization, the TC62D776CFNAG returns to norma	of operation mode.

L setting (Setting of standby mode (1))

L[0]	Setting of standby mode (1)
0	Normal operation mode (Default after power-on)
1	Standby mode Disables all circuits except digital logic, reducing the supply current of the IC. (All data in the TC62D776CFNAG is retained, and data can be loaded into the TC62D776CFNAG.) Loading the S0 command in Standby mode causes the TC62D776CFNAG to return to normal operation mode.



S3 command (Input of state setting data (2).)


Description

If SCK pulses High nine or ten times while TRANS is High, it is interpreted as the S3 command, which acts as follows.

The TC62D776CFNAG transfers the state control data (2) from the 16-bit Shift Register to the State Control register.

The states that can be programmed with the S3 command are shown below.

Basic input pattern of S3 command)



Input form of state setting data (2)

MSB LSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5 D4	Ď3	D2	D1	D0
C0	D0	E0	F0	G0	10	J0 /	$\frac{1}{2}$ K0	MO	N0	O0 (P0)	Q0	-	-	-

^{*}Input in MSB first.

State setting data (2) setting

	g data (2) Setting	Input	data	Default after
Setting bit	Outline of command	0	1	power-on
C0	Setting of thermal shutdown function (TSD)	Active	Not Active	Active
D0	Setting of output open detection function (OOD)	Not Active	Active	Not Active
E0	Setting of output short detection function (QSD)	Not Active	Active	Not Active
F0	Setting of standby mode (2)	Normal Operation	Active	Normal Operation
G0	Setting of output short detection voltage	V _{OSD1}	V_{OSD2}	V _{OSD1}
10	Setting of output terminal	Active	Not Active	Active
J0	Setting of SCK trigger of SOUT	Up↑	Down↓	Up↑
K0 to Q0	TEST Mode setting. Pleas	se input "L" data.		"L"

^{*}Please input "L" data to D8 to D0.

Details of each setting

C setting (Setting of thermal shutdown function (TSD))

C[0]	Setting of thermal shutdown function
0	Enables thermal shutdown. (Default after power-on)
1	Disables thermal shutdown.

D setting (Setting of output open detection function (OOD))

D[0]	Setting of output open detection function
0	Disables output error detection. (Default after power-on)
1	Enables output error detection.

E setting (Setting of output short detection function (OSD))

E[0]	Setting of output short detection function					
0	Disables output error detection. (Default after power-on)					
1	Enables output error detection.					

F setting (Setting of standby mode (2))

F[0]	Setting of standby mode (2)
0	Normal operation mode. (Default after power-on)
1	Pre standby mode. Condition 1: Enters Standby mode when the contents of the Latch become all-0s in normal operation mode. This disables all circuits except digital logic, reducing the supply current of the IC.(All data in the TC62D776CFNAG is retained, and data can be loaded into the TC62D776CFNAG.) Condition 2: Other than Condition 1 The TC62D776CFNAG operates the same way as normal operation mode.

G setting (Setting of output short detection voltage)

G[0]	Setting of output short detection voltage
0	V _{OSD1} (Default after power-on)
1	V _{OSD2}

I setting (Setting of output delay function of output terminal)

I[0]	Setting of output delay function of output terminal
0	Disables output delay function. (Default after power-on)
1	Enables output delay function.

J setting (Setting of SCK trigger of SOUT)

J[0]	Setting of SCK trigger of SOUT
0	Data output trigger of SOUT is up edge of SCK (Default after power-on)
1	Data output trigger of SOUT is down edge of SCK

K,M,N,O,P,Q setting (Setting of Test Mode)

K,M,N,O,P,Q[0]	Setting of Test Mode
0	Normal operation mode. (Default after power-on)
1	Test Mode.

15 2014-10-01

Thermal shutdown function (TSD)

If the internal temperature of the IC exceeds 150°C, the thermal shutdown (TSD) circuitry trips, turning off all constant-current outputs. When the temperature drops below the TSD release threshold, the TC62D776CFNAG restarts constant-current output.

Since TSD is not intended to protect the IC against permanent damage. it should not be employed actively to monitor chip temperature.

Output delay function


In order to reduce di/dt caused by simultaneously switching outputs, the TC62D776CFNAG allows for delays (t_{DLY (ON)}, t_{DLY (OFF)}) between contiguous outputs.

Switching time difference between outputs are provided in order as follows;

$$\overrightarrow{OUT0} \rightarrow \overrightarrow{OUT15} \rightarrow \overrightarrow{OUT7} \rightarrow \overrightarrow{OUT8} \rightarrow \overrightarrow{OUT1} \rightarrow \overrightarrow{OUT14} \rightarrow \overrightarrow{OUT6} \rightarrow \overrightarrow{OUT9} \rightarrow \overrightarrow{OUT2} \rightarrow \overrightarrow{OUT13} \rightarrow \overrightarrow{OUT5} \rightarrow \overrightarrow{OUT10} \rightarrow \overrightarrow{OUT13} \rightarrow \overrightarrow{OUT12} \rightarrow \overrightarrow{OUT14} \rightarrow \overrightarrow{OUT11}$$

Power on reset function (POR)

The TC62D776CFNAG provides a power-on reset to reset all internal data in order to prevent malfunctions. The POR circuitry works properly only when V_{DD} rises from 0 V. To re-activate the POR circuitry, V_{DD} must be brought to less than 0.1 V. Internal data is guaranteed to be retained after V_{DD} exceeds 3.0 V.



Absolute Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{DD}	6.0	V
Output current	Іоит	95	mA
Logic input voltage	V _{IN}	-0.3 to V _{DD} + 0.3 (Note 1)	V
Output voltage	Vout	-0.3 to 17	V
Operating temperature	Topr	-40 to 85	°C
Storage temperature	T _{stg}	-55 to 150	°C
Thermal resistance	R _{th(j-a)}	80.07	°C/W
Power dissipation	P _D	1.56 (Notes 2)	W

Note 1: However, do not exceed 6.0 V.

Note 2: Substrate mounting (condition: 76.2×114.3×1.6mm, Cu=30%, thickness/35μm, SEMI standard)

Note 3: Power dissipation is reduced by 1/Rth (j-a) for each °C above 25°C ambient.

Operating Ranges (unless otherwise specified, $V_{DD} = 3.0$ to 5.5 V, Ta = -40°C to 85°C)

		\ \ \ / / / /	<u> </u>	$\setminus \bigcup / /$		
Characteristics	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply voltage	V_{DD}		3.0	$\widetilde{}$	5.5	V
High level logic input voltage	V _{IH}	Test terminal are SIN, SCK, TRANS, ENABLE	0.7×VDD	_	V_{DD}	V
Low level logic input voltage	VıL	Test terminal are SIN, SCK, TRANS, ENABLE	GND	-	0.3×V _{DD}	V
High level SOUT output current	Іон) —		-1	mA
Low level SOUT output current	l _{OL}		_		1	mA
Constant current output	lout	Test terminal is OUTn	1.5		90	mΑ

AC Characteristics (Unless otherwise noted, V_{DD} = 5.0 V, T_a = 25 °C)

Characteristics	Symbol	ol Test Conditions		Тур.	Max	Unit
Serial data transfer frequency	f _{SCK}	Cascade connect		_	25	MHz
SCK pulse width	twsck	SCK="H" or "L"	20	_	_	ns
TRANS pulse width	twTRANS	TRANS="H"	20	_		ns
ENABLE pulse width	t _{wENA}	ENABLE ="H" or "L", R _{EXT} =200 Ω to 12 k Ω	25)>		ns
	tsetup1	Test terminal are SIN-SCK	//1	_	_	
Serial data setup time	tsetup2	Test terminal are TRANS-SCK	5	_	_	ns
0	tHOLD1	Test terminal are SIN-SCK	> 3	_	_	20
Serial data hold time	t _{HOLD2}	Test terminal are TRANS-SCK	7		-	ns

AC Characteristics (Unless otherwise noted, V_{DD} = 3.3 V, T_a = 25 °C)

Characteristics	Symbol	Test Conditions	Min	Typ	Max	Unit
Serial data transfer frequency	f _{SCК}	Cascade connect		>_	25	MHz
SCK pulse width	twsck	SCK="H" or "L"	20	_		ns
TRANS pulse width	twTRANS	TRANS="H"	20	_	_	ns
ENABLE pulse width	t _{wENA}	ENABLE ="H" or "L", R _{EXT} = 200 Ω to 12 k Ω	25	_	_	ns
	t _{SETUP1}	Test terminal are SIN-SCK	1	_	_	
Serial data setup time	t _{SETUP2}	Test terminal are TRANS-SCK	5	_	_	ns
	t _{HOLD1}	Test terminal are SIN-SCK	3	_	_	
Serial data hold time	tHOLD2	Test terminal are TRANS-SCK	7	_		ns

Electrical Characteristics (Unless otherwise specified, V_{DD} = 5.0 V ,Ta = 25°C)

Electrical Characteristics (Unless otherwise specified, V _{DD} = 5.0 V ,Ta = 25°C)										
Symbol	Test Circuit	Test Conditi	ions	Min	Тур.	Max	Unit			
Vон	1		он=-1mA	V _{DD} – 0.3	_	V_{DD}	V			
VoL	1	-	oL=+1mA	GND		0.3	V			
Іін	2	V _{IN} = V _{DD} Test terminal are ENABLE, SIN, SCK			>-	1	μΑ			
Iı∟	3	V _{IN} = GND Test terminal are SIN, SCK, TRANS		<u>()</u>		-1	μΑ			
I _{DD1}	4	Stand-by mode, Vout SCK="L"	r=1V,	7		1.0	μА			
I_{DD2}	4	Vout=1.0V, Rext=1.2	k Ω ,	1		7.0	mA			
$\Delta I_{ ext{OUT(IC)}}$	5			10	±1.0	±1.5	%			
$\Delta extsf{Iout(Ch)}$	5				±1.0	±1.5	%			
$\Delta I_{ ext{OUT(IC)}}$	5				±1.0	±2.5	%			
$\Delta extsf{Iout(Ch)}$	5			_	±1.0	±2.5	%			
Іок	5	Vоит=17V, R _{EXT} =1.2k	Ω , \overline{OUTn} off	_		0.5	μΑ			
%V _{DD}	5	R _{EXT} =1.2kΩ,			±1	±5	%/V			
%Vоџт	<u>5</u>		·	1	±0.1	±0.5	%/V			
R (Up)	3	Test terminal is ENAME	3LE	240	300	360	kΩ			
R (Down)	2	Test terminal is TRAN	NS SV	240	300	360	kΩ			
Vood	7	Rext= 200Ω to $12k\Omega$		0.2	0.3	0.4	V			
V _{OSD1}	7	R _{EXT} =200 Ω to 12k Ω		V _{DD} – 1.3	V _{DD} – 1.4	V _{DD} – 1.5	V			
Vosd2	7	R_{EXT} =200 Ω to 12k Ω		$\begin{array}{c} 0.5 \times \\ V_{DD} \end{array}$	$\begin{array}{c} 0.525 \\ \times \ V_{DD} \end{array}$	$\begin{array}{c} 0.55 \times \\ V_{DD} \end{array}$	V			
T _{TDS} (ON)		Junction temperature		150	_	_	°C			
t _{ON}	_	Time until output cu becomes the Norma SHDN mode flows	urrent after it al mode from	_	_	30	μS			
	Symbol VoH VoL IIH IIL IDD1 IDD2 AlouT(IC) AlouT(IC) AlouT(Ch) IOK %VDD %VOUT R (Up) R (Down) VOOD VOSD1 VOSD2 TTDS(ON)	Symbol Test Circuit VoH 1 VoL 1 IIH 2 IIL 3 IDD1 4 IDD2 4 ΔIouT(IC) 5 ΔIouT(IC) 5 ΔIouT(IC) 5 ΔIouT(IC) 5 IOK 5 %VoD 5 R (Up) 3 R (Down) 2 VoSD1 7 TTDS(ON) —	Symbol Test Circuit Test Condition	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Test Conditions	Symbol Test Test Conditions Min Typ.	Symbol Test Circuit Test Conditions Min Typ. Max			

Electrical Characteristics (Unless otherwise specified, V_{DD} = 3.3 V ,Ta = 25°C)

Electrical Characte	112002 (0	niiess c	therwise specified, V	DD = 3.3 V , I	<u>a = 25</u>	<u>C) </u>	
Characteristics	Symbol	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
High level SOUT output voltage	Vон	1	I _{OH} =-1	mA V _{DD} - 0.3	_	V_{DD}	٧
Low level SOUT output voltage	VoL	1	I _{OL} =+1	mA GND	\ <u></u>	0.3	V
High level logic input current	Іін	2	V _{IN} = V _{DD} Test terminal are ENABLE, SIN, SCK		-	1	μА
Low level logic input current	Iı∟	3	V _{IN} = GND Test terminal are SIN, SCK, TRANS	_	_	-1	μА
D	I _{DD1}	4	Stand-by mode, VouT=1.0V SCK="L"	_		1.0	μА
Power supply current	I_{DD2}	4	V_{OUT} =1.0V, R_{EXT} =1.2kΩ, All output off	· _ (7.0	mA
Constant current error (IC to IC) (S rank)	$\Delta extsf{Iout(IC)}$	5	V _{OUT} =1.0V, R _{EXT} =1.2kΩ, OUT0 to OUT15, 1ch outp	out on	±1.0	±1.5	%
Constant current error (Ch to Ch) (S rank)	$\Delta extsf{Iout}(extsf{Ch})$	5	V_{OUT} =1.0V, R _{EXT} =1.2kΩ, OUT0 to OUT15, 1ch outp	out-on.	±1.0	±1.5	%
Constant current error (IC to IC) (N rank)	$\Delta extsf{Iout(IC)}$	5	Vout=1.0V, R _{EXT} =1.2kΩ, $\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$, 1ch outp	out on —	±1.0	±2.5	%
Constant current error (Ch to Ch) (N rank)	$\Delta extsf{Iout(Ch)}$	5 (V_{OUT} =1.0V, R_{EXT} =1.2k Ω , OUT0 to OUT15, 1ch outp	out on —	±1.0	±2.5	%
Output OFF leak current	Іок	5	Vout=17V, Rext=1.2kΩ, Ol	JTn off —	_	0.5	μА
Constant current output power supply voltage regulation	%V _{DD}	5	V_{DD} =3.0 to 3.6V, V_{OUT} =1.0V R_{EXT} =1.2k Ω , OUT0 to $OUT15$, 1ch outp	_	±1	±5	%/V
Constant current output output voltage regulation	%Vout	₇ 5	Vout=1.0 to 3.0V, R _{EXT} =1.2 OUT0 to OUT15, 1ch outp	· —	±0.1	±0.5	%/V
Pull-up resistor	R (Up)	3 <	Test terminal is ENABLE	240	300	360	kΩ
Pull-down resistor	R (Down)	2	Test terminal is TRANS	240	300	360	kΩ
OOD voltage	Yood	7/>	R _{EXT} = 200Ω to $12k\Omega$	0.2	0.3	0.4	V
	Vosd1	7	R _{EXT} =200 Ω to 12k Ω	V _{DD} – 1.3	V _{DD} – 1.4	V _{DD} – 1.5	
OSD voltage	Vosdz	7	R _{EXT} =200 Ω to 12k Ω	$\begin{array}{c} 0.5 \times \\ V_{DD} \end{array}$	0.525 × V _{DD}	0.55 × V _{DD}	V
TSD start temperature	T _{TDS(ON)}	> -	Junction temperature	150	_	_	°C
Return time of normal mode from SHDN mode	t _{ON}	_	Time until output current becomes the Normal mod SHDN mode flows	after it	_	30	μS

20 2014-10-01

Switching Characteristics (Unless otherwise specified, V_{DD} = 5.0V ,Ta = 25°C)


Chara	cteristics	Symbol	Test Circ uit	Test Condition	Min	Тур.	Max	Unit
	SCK↑-SOUT	t _{PD1U}	6	Up edge trigger mode	6	16	30	
Propagation	SCK↓-SOUT	t _{PD1D}	6	Down edge trigger mode	2	12	16	
Propagation delay time	ENABLE - OUTn	t _{PD2}	6	$R_{EXT} = 1.2k\Omega$		30	40	
	TRANS-OUTn	t _{PD3}	6	ENABLE ="L"	(\leftarrow)	30	40	
Output rise time		t _{or}	6	10% to 90% points of OUT0 to OUT15 voltage waveforms	}	10	20	
Output fall time		t of	6	90% to 10% points of OUT0 to OUT15 voltage waveforms	<u> </u>	10	20	ns
Output delay time		tdly (ON)	6	Reference timing waveforms REXT = 1.2kΩ	1	4	9	
		toly (OFF)	6	Reference timing waveforms REXT = 1.2kΩ		4	9	

Switching Characteristics (Unless otherwise specified, V_{DD} = 3.3 V ,Ta = 25°C)


mitoring orial actorication (011110000		100 opcomod, 100 - o			<u> </u>	
Characteristics		Symbol	Test Circ uit	Test Condition	Min	Тур.	Max	Unit
	SCK↑-SOUT	t _{PD1U}	6	Up edge trigger mode	6	16	30	
Propagation	SCK↓-SOUT	t _{PD1D}	6	Down edge trigger mode	2	14	18	
delay time	ENABLE - OUTn	t _{PD2}	6	$R_{EXT} = 1.2k\Omega$	_	30	40	
	TRANS-OUTn	t _{RD3}	6	ENABLE ="L"	_	30	40	
Output rise time		tor	6	10% to 90% points of OUT0 to OUT15 voltage waveforms	_	10	20	
Output fall time		t _{of}	6	90% to 10% points of OUT0 to OUT15 voltage waveforms	_	10	20	ns
Output delay time		toly (ON)	6	Reference timing waveforms $R_{\text{EXT}} = 1.2 k\Omega$	2	6	12	
		tdly (OFF)	6	Reference timing waveforms $R_{\text{EXT}} = 1.2 k\Omega$	2	6	12	

Test Circuits


Test Circuit 1: High level SOUT output voltage / Low level SOUT output voltage




Test Circuit 2: High level logic input current / Pull-down resistor




Test Circuit 3: Low level logic input current / Pull-up resistor




Test Circuit 4: Supply Current




Test Circuit 5: Constant current error(IC to IC) / Constant current error(ch to ch)
Output OFF leak current
Constant current output power supply voltage regulation
Constant current output voltage regulation



Test Circuit 6: Switching Characteristics



Test Circuit 7: ODD and OSD voltage



All outputs are configured to be on. One output is connected to V_{DS2} , and the other outputs are connected to V_{DS1} . V_{OOD} and V_{OSD} are measured by changing V_{DS2} and monitoring the other output voltages and error detection results from SOUT.


24




2014-10-01

Timing Waveforms

1. SCK, SIN, SOUT




4. ENABLE, OUTn




Reference data

The above data is for reference only, not guaranteed. Careful evaluation is required prior to creating a production design.

Output Current vs. External Resistor









Reference data

The above data is for reference only, not guaranteed. Careful evaluation is required prior to creating a production design.




Notes on design of ICs

- Decoupling capacitors between power supply and GND
 It is recommended to place decoupling capacitors between power supply and GND as close to the IC as possible.
- 2. Output current setting resistors
 When the output current setting resistors (R_{EXT}) are shared among multiple ICs, production design should be evaluated carefully.
- 3. Board layout Ground noise generated by output switching might cause the IC to malfunction if the ground line exhibits inductance and resistance due to PC board traces and wire leads. Also, the inductance between the IC output pins and the LED cathode pins might cause large surge voltage, damaging LEDs and the IC outputs. To avoid this situation, PC board traces and wire leads should be carefully laid out.



29 2014-10-01

Package Dimensions



Weight: 0.14 g (typ.)

0.60 ^{+0.20} _{-0.15}

Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of

To shib does not grant any license to any industrial property rights by providing these examples of application circuits.

5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

IC Usage Considerations

Notes on handling of ICs

The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.

If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.

Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.

Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.

If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

Points to remember on handling of ICs

(1) Over current Protection Circuit

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

(3) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.



32 2014-10-01

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
 automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
 safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative.
- . Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
 infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to
 any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

33 2014-10-01