

Features

- ESD protection for one line with uni-directional
- Provide transient protection for one line to IEC 61000-4-2 (ESD) ±30kV (air/contact)
 IEC 61000-4-4 (EFT) 80A (5/50ns)
 IEC 61000-4-5 (Lightning) 138A (8/20μs)
- Suitable for, 18V and below, operating voltage applications
- 2.0mm x 2.0mm DFN package saves board space
- High surge protection
- Protect one I/O line or one power line
- Fast turn-on and low clamping voltage
- Solid-state silicon-avalanche and active circuit triggering technology
- Green part

Applications

- Power supply protection
- USB VBUS protection
- Cellular handsets and accessories
- Panel modules
- Portable devices
- Touch panels
- Notebooks and handhelds
- Peripherals


Description

AZ4718-01F is a design which includes a uni-directional surge rated clamping cell to protect one power line, or one control line, or one low-speed data line in an electronic system. The AZ4718-01F has been specifically designed to protect sensitive components which are connected to power and control lines from over-voltage damage and latch-up caused by Electrostatic Discharging (ESD), Electrical Fast Transient (EFT), Lightning, and Cable Discharge Event (CDE).

AZ4718-01F is a unique design which includes proprietary clamping cell in a single package. During transient conditions, the proprietary clamping cell prevents over-voltage on the power line or control/data lines, protecting any downstream component.

AZ4718-01F may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (±15kV air, ±8kV contact discharge).

Circuit Diagram / Pin Configuration



DFN2020P3E (TOP View) (2.0mm x 2.0mm x 0.55mm)



SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C, unless otherwise specified)				
PARAMETER	SYMBOL	RATING	UNIT	
Peak Pulse Current (tp=8/20μs)	I _{PP} (Note 1)	138	Α	
Operating Supply Voltage (pin-3 to pin-1 and pin-2)	V_{DC}	19.8	V	
ESD per IEC 61000-4-2 (Air)	V _{ESD-1}	±30	L//	
ESD per IEC 61000-4-2 (Contact)	V_{ESD-2}	±30	kV	
Lead Soldering Temperature	T _{SOL}	260 (10 sec.)	°C	
Operating Temperature	T _{OP}	-55 to +125	°C	
Storage Temperature	T _{STO}	-55 to +150	°C	

ELECTRICAL CHARACTERISTICS						
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Reverse Stand-Off	V	pin-3 to pin-1 and pin-2, $T = 25$ °C.			18	V
Voltage	V_{RWM}	$ p ^{1-3}$ to $ p ^{1-1}$ and $ p ^{1-2}$, $ 1=23 ^{-6}$.			10	V
Reverse Leakage	ı	$V_{RWM} = 18V, T = 25 {}^{\circ}C,$			0.5	^
Current	l _{Leak}	pin-3 to pin-1 and pin-2.			0.5	μΑ
Reverse	V	$I_{BV} = 1$ mA, T = 25 °C,	20		00	\/
Breakdown Voltage	V_{BV}	pin-3 to pin-1 and pin-2.	20		23	V
Famuraud Valtage	M	I _F = 15mA, T = 25 °C,	0.0	.,		
Forward Voltage	V_{F}	pin-1 and pin-2 to pin-3.	0.6		1.2	V
Surge Clamping	M	$I_{PP} = 138A$, $tp = 8/20\mu s$, $T = 25 {}^{\circ}C$,		35		V
Voltage (Note 1)	$V_{CL ext{-surge}}$	pin-3 to pin-1 and pin-2.				V
ESD Clamping		IEC 61000-4-2 +8kV ($I_{TLP} = 16A$),				
ESD Clamping	$V_{\text{CL-ESD}}$	T = 25 °C, Contact mode,		22		V
Voltage (Note 2)		pin-3 to pin-1 and pin-2.				
ESD Dynamic		IEC 61000-4-2 0~+8kV,				
Turn-on	$R_{dynamic}$	T = 25 °C, Contact mode,		0.04		Ω
Resistance		pin-3 to pin-1 and pin-2.				
Channel Input	C	$V_R = 0V$, $f = 1MHz$, $T = 25$ °C,		700	00 900	pF
Capacitance C _{IN}		pin-3 to pin-1 and pin-2.		700 900		Pi


Note 1: The Peak Pulse Current measured conditions: $t_p = 8/20\mu s$, 2Ω source impedance.


Note 2: ESD Clamping Voltage was measured by Transmission Line Pulsing (TLP) System.


TLP conditions: $Z_0 = 50\Omega,\, t_p = 100 ns,\, t_r = 1 ns.$




Typical Characteristics











Application Information

The AZ4718-01F is designed to protect one line against system ESD/EFT/Lightning pulses by clamping them to an acceptable reference.

The usage of the AZ4718-01F is shown in Fig. 1. Protected lines, such as data lines, control lines, or power lines, are connected to pin 3. The pin 1 and pin 2 should be connected directly to a ground plane on the board. All path lengths connected to the pins of AZ4718-01F should be kept as short as possible to minimize parasitic inductance in the board traces.

In order to obtain enough suppression of ESD induced transient, a good circuit board is critical. Thus, the following guidelines are recommended:

- Minimize the path length between the protected lines and the AZ4718-01F.
- Place the AZ4718-01F near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.
- NEVER route critical signals near board edges and near the lines which the ESD transient easily injects to.





Fig. 1

Fig. 2 shows another simplified example of using AZ4718-01F to protect the control lines,


low-speed data lines, and power lines from ESD transient stress.






Mechanical Details


DFN2020P3E PACKAGE DIAGRAMS



TOP VIEW




SIDE VIEW



PACKAGE DIMENSIONS

O. mah al	Millimeters		
Symbol	MIN	NOM	MAX
Α	0.50	0.55	0.60
A 1	0.00	0.02	0.05
b	0.25	0.30	0.35
b1	0.20BSC		
А3	0.152BSC		
D	1.90	2.10	
D2	1.40	1.60	
е	1.30BSC		
E	1.90 2.00 2.10		
E2	0.95	1.05	1.15
E3	0.20	0.30	0.40
L	0.35	0.40	0.45
L1	0.20 0.25 0.30		
h	0.20REF		
k	0.20 0.30 0.40		


LAND LAYOUT



Notes:

This LAND LAYOUT is for reference purposes only. Please consult your manufacturing partners to ensure your company's PCB design guidelines are met.

MARKING CODE



48 = Device Code X = Date Code; Y = Control Code

Part Number	Marking Code		
AZ4718-01F.R7G	48		
(Green Part)	XY		

Note: Green means Pb-free, RoHS, and Halogen free compliant.

Ordering Information

PN#	Material	Type	Reel size	MOQ	MOQ/internal box	MOQ/carton
AZ4718-01F.R7G	Green	T/R	7 inch	3,000/reel	4 reels = 12,000/box	6 boxes = 72,000/carton

Revision History

Revision	Modification Description
Revision 2018/04/19	Formal Release.