
File Number 1775

High-Speed CMOS Logic



Quad 2-Input Multiplexer with 3-State Inverting Outputs

Type Features:

Buffered inputs


Typical CD54/74HC258 propagation delay = 7 ns @ V_{cc} = 5 V, C_L = 15 pF, T_A = 25° C

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC258 and CD54/74HCT258 are quad 2input multiplexers which select four bits of data from two sources under the control of a common Select input (S). The Output Enable input (\overline{OE}) is active LOW. When \overline{OE} is HIGH, all of the outputs $(\overline{1Y}-\overline{4Y})$ are in the high impedance state regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of the 258. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator.

The CD54HC/HCT258 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT258 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



Family Features:

Fanout (Over Temperature Range): Standard Outputs - 10 LSTTL Loads


SCHS276

- Bus Driver Outputs 15 LSTTL Loads Wide Operating Temperature Range:
- CD74HC/HCT/HCU: -40 to +85° C
- Balanced Propagation Delay and Transition Times
 Significant Power Reduction Compared to LSTTL

TIEXAS STRUMENTS

Data sheet acquired from Harris Semiconductor

- Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
 2 to 6 V Operation
 High Noise Immunity:
 N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5V
- CD54HCT/CD74HCT Types: 4.5 to 5.5 V Operation Direct LSTTL Input Logic Compatibility V_{IL} = 0.8 V Max., V_{IH} = 2 V Min. CMOS Input Compatibility I₁ ≤ 1 μA @ V_{OL}, V_{OH}



330

This data sheet is applicable to the CD74HC258 and CD54HC7258. The CD54HC258 was not acquired from Harris Semiconductor. See SCHS172 for information on the CD74HC7258.

1

MAXIMUM RATINGS, Absolute-Maximum Values:

$ \begin{array}{l} DC \mbox{ SUPPLY-VOLTAGE, (V_{cc}):} \\ (\mbox{Voltages referenced to ground}) & \dots \\ DC \mbox{ INPUT DIODE CURRENT, } I_{IK} \mbox{ (FOR V}_i < -0.5 \mbox{ V OR V}_i > V_{cc} \mbox{ +0.5V}) & \dots \\ DC \mbox{ OUTPUT DIODE CURRENT, } I_{OK} \mbox{ (FOR V}_o < -0.5 \mbox{ V OR V}_o > V_{cc} \mbox{ +0.5V}) & \dots \\ DC \mbox{ DIAIN CURRENT, PER OUTPUT (I_o) \mbox{ (FOR -0.5 \mbox{ V } < V_{cc} \mbox{ +0.5V}) & \dots \\ DC \mbox{ V}_{cc} \mbox{ OR GROUND CURRENT (I_{cc}) & \dots \\ \end{array} $	±20mA ±20mA ±35mA
POWER DISSIPATION PER PACKAGE (Pp):	
For T ₄ = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T ₄ = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T ₄ = -55 to +100°C (PACKAGE TYPE F, H)	
Eor T. = +100 to +125°C (PACKAGE TYPE F. H)	Derate Linearly at 8 mW/°C to 300 mW
For $T_{A} = -40$ to $+70^{\circ}$ C (PACKAGE TYPE M)	
For $T_A = +70$ to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
ODEDATING TEMPEDATURE RANGE (T.):	
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE E. M	
STORAGE TEMPERATURE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	+265°C
Light inserted into a PC Board (min. thickness 1/16 in., 1,59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIN	AITS	UNITS
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} :*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage V ₁ , V ₀	0	Vcc	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°c
CD54 Types	-55	+125	
Input Rise and Fall Times tr, tr			
at 2 V	0	1000	
af 4.5 V	0	500	ns
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

Output Enable	Select Input	Da Inp	nta outs	Output
ŌĒ	S	10	H	Ŷ
н	х	X	X	Z
L	L	L	х	н
L	L	н	×	L
L	н	X	L	н
L	н	x	н	L


FUNCTION TABLE

H = High level voltage

L = Low level voltage

X = Don't care.

Z = High impedance (off) state



331

CD54/74HC258 CD54/74HCT258

STATIC ELECTRICAL CHARACTERISTICS

÷.

			CD74HC258/CD54HC258					CD74HCT258/CD54HCT258												
CHARACTERISTIC	co	TEST			HC/5 TYPE	-		HC PE		HC PE	TES CONDIT		74HCT/54HCT TYPES		74НСТ ТУРЕ			нст уре	1	
	V, V	l _o mA	V _{cc} V		+25°(<u> </u>	+8	40/ 5°C	+12	55/ 5°C	v, v			+25°C		-40/ +85°C		-55/ +125°C		
				Min	Тур	Max	Min	Max	Min	Max		- ·	Min	Тур	Max	Min	Max	Min	Max	
High-Level			2	1.5	-	-	1.5	-	1.5	-		4.5								
Input Voltage V _{IH}			4.5	3.15	-	-	3.15	-	3.15	-	1 –	to	2	-	_	2	-	2	_	v
			6	4.2	-	-	4.2	-	4.2	-	1	5.5							"	
Low-Level			2	-	-	0.5	-	0.5	-	0.5		4.5					1	1	1	
Input Voltage V _{iL}			4.5	-	-	1.35	-	1.35	-	1.35	1 –	to	_	_	0.8	_	0.8	_	0.8	v
			6		-	1.8	-	1.8	-	1.8	1	5.5								
High-Level	V _R		2	1.9		-	1.9	-	1.9	_	۷۳						1			<u> </u>
Output Voltage VoH	or	-0.02	4.5	4.4	-	-	4.4	_	4.4	_	or	4.5	4.4	_	_	4.4	_	4.4	_	v
CMOS Loads	V#		6	5.9	-	-	5.9	_	5.9		Viet									
	V _{IL}	1									V _R			†				<u> </u>		<u> </u>
TTL Loads	or	-6	4.5	3.98	_	1_	3.84	-	3.7	_	or	4.5	3.98		_	3.84	_	3.7	_	v
(Bus Driver)	V _H	-7.8	6	5.48		-	5.34	_	5.2		VIH									
Low-Level	۷ _۱		2	_	_	0.1	-	0.1	_	0.1	V _H						\vdash			
Output Voltage Vol	or	0.02	4.5	_	-	0.1		0.1		0.1	or	4.5	_	_	0.1	_	0.1		0.1	v
CMOS Loads	Vin		6			0.1		0.1		0.1	V _H									•
	V _n										ViL		i							
TTL Loads	or	6	4.5	_		0.26		0.33	_	0.4	or	4.5	_		0.26	_	0.33		0.4	v
(Bus Driver)	Vie	7.8	6	-	_	0.26		0.33	_	0.4	Vie								0.1	
Input Leakage	V _{cc}	1							-		Any									
Current I	or		6	_	_	±0.1	_	±1	_	±1	Voltage Between	5.5	_	_	±0.1	_	<u>±</u> 1		±1	μA
	Gnd							_			V _{cc} & Grid				-0.1		<u> </u>		÷'	μη
Quiescent	Vcc										V _{cc}									
Device	or	0	6	_	_	8	_	80	_	160	or	5.5	_	_	8	_	80	_	160	
Current lcc	Gnd										Gnd	0.0			Ŭ				100	μA
Additional		1	1	1]			I	1			4.5	_							
Quiescent Device Current											V _{cc} -2.1	to	_	100	260	_	450		490	
per input pin;											*CC-C.1	5.5			300	-		-	+ 5 0	μA
1 unit load ∆l _{cc} * 3-State	VR	$V_o = V_{cc}$	I									3.5	-		-+					
leakage	or	vo - vcc or	6	_		E					Vil									
-			0	-	-	<u>+</u> 0.5	-	±5	-	±10	or	5.5	-	-	±0.5	-	±5	-	±10	μA
Eurrent loz	ViH	Gnd									V _{RH}								_	_

For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
Data	0.5
S	1.5
ŌĒ	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μ A max. @ 25° C.

332 _

SWITCHING CHARACTERISTICS (Vcc = 5 V, TA = 25°C, Input tr, tr = 6 ns)

۰.

19 19 19 **1**9 1

٠

		CL	TYP	ICAL	UNITS	
CHARACTERISTIC		(pF)	НС	НСТ		
$nl_0, nl_1, to \overline{Y}_{\chi}$	t _{PHL} t _{PLH}	15	7	11	ns	
\overline{OE} to \overline{Y}	t _{pzl} t _{pzh}	15	11	11	ns	
	t _{plz} t _{phz}	15	12	12	ns	
S to Y	t _{PHL} t _{PLH}	15	11	14	ns	
Power Dissipation Capacitance*	C _{PD}	_	49	49	pF	

 C_{PD} is used to determine the dynamic power consumption, per multiplexer. $P_{D} = V_{CC}^{2}$ fi ($C_{PD} + C_{L}$) where: fi = input frequency C_{L} = output load capacitance V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (CL = 50 pF, Input tr, ti = 6 ns)

				25	°C		-4	i0° C te	o +85°	C	-5				
CHARACTERISTIC		Vcc	HC		НСТ		74HC		74HCT		54HC		54HCT		UNITS
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay,	t _{PLH}	2	_	95	-	-		120	-	-	—	145		-	
nl _o , nl _i , to Y	t _{PHL}	4.5	-	19	—	27	-	24		34	-	29	—	41	ns
(Fig. 2)		6	-	15	—	-		20				25			
Propagation Delay		2		140		-	-	175	—	-	—	210		-	
S to Y	t PLH	4.5	-	28	—	34	—	35		43	-	42		51	ns
(Fig. 3)	t _{PHL}	6		24				30				36		-	
Propagation Delay		2	-	140	—		-	175	-	—	-	210	—	-	
OE to Y	t _{PZL}	4.5	-	28	—	28	-	35	-	35	-	42	-	42	ns
(Fig. 4)	t _{PZH}	6		24	-		-	30	-	—		36			
Propagation Delay	TPLZ	2	- 1	150	—	-	-	190	- 1		-	225	-	-	
OE to Y		4.5		30	-	30		38	-	38		45		45	ns
(Fig. 4)	tenz	6	—	26	—	-		33		_		38		-	
Output Transition	t _{TLH}	2	-	60	_	-	-	75	-		—	90	-	-	
Time	t _{THL}	4.5	-	12		12		15	—	15	—	18	-	18	ns
(Fig. 2)		6		10	—	·—		13		—		15			
Input	<u> </u>			10		10		10		10		10		10	pF
Capacitance	Cı					10									- Pi
3-State Output	<u> </u>		<u> </u>	20		20		20		20	_	20		20	рF
Capacitance	Co			20		20		20		20					P'




Fig. 2 - Select to output delays.




Fig. 4 - Output Enable to output propagation delays.




Fig. 3 - Select to output propagation delays.

	54/74HC	54/74HCT
Input Level	V _{cc}	3V
Switching Voltage, Vs	50% V _{cc}	1.3 V

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated