## Features

- Fully ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant for 2Mbps and 5Mbps CAN FD with basic wake-up implementation
- Fault voltage up to ±70V for bus pins, suitable for 12V, 24V and 36V systems
- Integrated ESD and Surge <u>Transient Voltage</u> <u>Suppressor (TVS) for bus pins</u>
- TVS protection Immunities for bus terminals : ±15kV IEC 61000-4-2, Contact Discharge ±18kV IEC 61000-4-2, Air Discharge ±100V IEC 61000-4-5, Surge (8/20μs, 2Ω)
- HBM ±6kV ESD protection for all pins
- MM ±400V ESD protection for all pins
- High CDM protection up to ±800V for all pins
- Latch up immunity up to  $\pm 400$ mA for all pins.
- IEC 61000-4-4 <u>Electrical Fast Transient (EFT)</u> coupling immunity up to ±2kV for bus pins under communication
- Capability to withstand ISO7637-2 standard pulses 1, 2a, 3a and 3b
- Cap<u>a</u>bility for both low <u>ElectroMagnetic Emission</u> (EME) and high <u>ElectroMagnetic Immunity</u> (EMI)
- Low standby current (10uA, typical) for power saving
- Wide range digital inputs allow for direct interfacing with 3.3V to 5.0V microcontrollers, provided the microcontroller I/Os are 5 V tolerant
- Ideal passive behavior to CAN bus with supply power off
- Transmit Data (TXD) dominant time-out function
- SPLIT voltage output to stabilize the common mode voltage on the bus
- Bus-dominant time-out function in standby mode
- Undervoltage detection on the pin of V<sub>CC</sub> power
- Current-limitation and thermal shutdown for the driver design
- AEC-Q100 qualified

### **Applications**

- Automotive Electronics
- Industrial Control and Instrumentation Networks
- Motor Control
- Battery Control


## Description

AZKN1044T is a  $\pm 15$ kV IEC 61000-4-2 protected <u>Controller Area Network</u> (CAN) transceiver IC. It serves as an interface between a CAN protocol controller (MCU) and the physical two-wire CAN bus. This device operates at 5V power supply and is fully compliant with ISO 11898-2:2016 standard for CAN FD application. The data rate of both driver and receiver is up to 5Mbps to support the high-speed application of the CAN FD.

AZKN1044T has the capabilities of both the  $\pm$ 40V common mode range of the receiver and the low EME of the transmitter, which has been patented as the Amazing's intellectual property. Moreover, the whole-chip design of the AZKN1044T can sustain  $\pm$ 2kV EFT coupling under communication.

AZKN1044T is a robust CAN transceiver, which features ±70V fault protection to sustain the DC short voltage on the bus pins. Moreover, AZKN1044T has ±100V surge protection immunity to avoid the possible damage from the EOS events. In addition, the whole-chip ESD protection immunity of AZKN1044T can sustain HBM ±6kV, MM ±400V and CDM ±800V, which is satisfied with the AEC-Q100 specifications to overcome the ESD zapping under the worst manufacture environment.

### Functional Block of AZKN1044T



### **Thermal Characteristics**

Refer to the Integrated Circuits Thermal Test Method Environmental Conditions – Natural Convection (Still Air) (EIA/JESD51-2A)

PARAMETER	SYMBOL	Conditions	Value	UNIT
Thermal resistance from virtual junction to	$\theta_{JA}^{[1]}$	$P_{H}$ =70mW under the air	120.98	°C/W
ambient		flow rate = 0 (m/s) in the		
		ambient temperature		

[1] The thermal resistance between virtual junction and ambient is  $\theta_{JA}$ = (T<sub>J</sub> - T<sub>AMB</sub>)/P<sub>H</sub>, where T<sub>J</sub> is the virtual junction temperature and T<sub>AMB</sub> is the ambient temperature under the power dissipation of P<sub>H</sub>.

## Absolute Maximum Ratings <sup>11</sup>

PARAMETER	SYMBOL	MIN	MAX	UNIT
DC voltage on CANH, CANL and SPLIT	$V_{CANH,} V_{CANL,} V_{SPLIT}$	-70	70	V
DC voltage between pin CANH and pin CANL	V <sub>(CANH-CANL)</sub>	-50	50	V
DC voltage on all other pins	V <sub>X</sub>	-0.3	7	V
Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 1 <sup>[2]</sup>	V <sub>trt1</sub>	-100	-	V
Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 2a <sup>[2]</sup>	V <sub>trt2a</sub>	-	75	
Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 3a	V <sub>trt3a</sub>	-150	-	V
Transient voltage on pins CANH and CANL For ISO 7637-2 pulse 3b <sup>[2]</sup>	V <sub>trt3b</sub>	-	100	V
System-level ESD (IEC 61000-4-2, Contact Discharge) at pin CANH, CANL	V <sub>ESD(contact)</sub>	-15	15	kV
System-level ESD (IEC 61000-4-2, Air-Gap Discharge) at pin CANH, CANL	V <sub>ESD(air)</sub>	-18	18	kV
Surge (IEC 61000-4-5) at pin CANH, CANL	V <sub>SURGE</sub>	-100	100	V
HBM ESD ( <u>H</u> uman <u>B</u> ody <u>M</u> odel; 100pF; 1.5 $k\Omega$ ) at any pins	I V <sub>HBM</sub>	-6	6	kV
MM ESD ( <u>M</u> achine <u>M</u> odel; 200pF) at any pins		-400	400	V
CDM ESD ( <u>C</u> harged <u>D</u> evice <u>M</u> odel; field induced charge) at any pins	J V <sub>CDM</sub>	-800	800	v
Virtual junction temperature	TJ	-40	150	°C
Storage temperature	T <sub>STO</sub>	-55	150	°C

[1] Stresses listed above may cause permanent damage to the device under "Maximum Ratings". This is a stress rating only and functional operation of the device at those or other conditions above those indicated in the operational listings of this specification are not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

[2] Verified by thirty-party to ensure both CANH and CANL can withstand ISO 7637-2 automotive transient test pulses 1, 2a, 3a and 3b. The DUT is evaluated by the DCC method with coupling capacitance of 1nF connected between the pulse source and the cable of CANH and CANL respectively, which is shown in <u>Figure 6</u>.

[3] Applied surge source voltage: tp =8/20 $\mu$ s, 2 $\Omega$  source impedance.

[4] Verified by thirty-party referred to AEC Q100-002-E

[5] Verified by thirty-party referred to AEC Q100-003-E

[6] Verified by thirty-party referred to AEC Q100-011-C1

## **DC Electrical Characteristics**

(V<sub>CC</sub>=4.75V to 5.25V; T<sub>AMB</sub>= -40  $^{\circ}$ C to +125  $^{\circ}$ C; R<sub>L</sub>=60 $\Omega$  unless otherwise noted. Typical values are at V<sub>CC</sub>=5V and T<sub>AMB</sub>= 25  $^{\circ}$ C)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Internal Supply : V <sub>cc</sub>						
Supply voltage	V <sub>cc</sub>		4.75	-	5.25	V
Undervoltage detection	V <sub>uvd(VCC)</sub> 1		3.5	4.0	4.5	V
voltage on pin V <sub>cc</sub>	V <sub>uvd(VCC)_2</sub>			2.0		
	, <i>,</i> –	Standby mode				
		V <sub>TXD</sub> =V <sub>CC</sub>	-	10	18	μA
		Normal mode				•
		Recessive; V <sub>TXD</sub> =V <sub>CC</sub>	2.5	5	12	mA
Supply current	I <sub>CC</sub>	Dominant; V <sub>TxD</sub> =0V	20	40	70	mA
	225	Dominant; V <sub>TXD</sub> =0V;				
		Short circuit on bus lines;	2.5	70	110	mA
		$-3V < (V_{CANH} = V_{CANL}) < +18V$				
Bus lines : CANH and CAN	<u> </u>			1		•
		$V_{TXD}=0V; t < t_{to(dom)TXD}$				
Dominant output voltage	V <sub>O(dom)</sub>	pin CANH;	0.75		4.5	V
		$R_L = 50 \Omega$ to 65 $\Omega$	2.75	3.5	4.5	V
		pin CANL;	0.5	1 5	2.25	
		$R_L$ = 50 $\Omega$ to 65 $\Omega$	0.5	1.5	2.25	V
Transmitter dominant		V <sub>dom(TX)sym</sub> =	-400		+400	mV
voltage symmetry	V <sub>dom(TX)sym</sub>	VCC-(V <sub>CANH</sub> -V <sub>CANL</sub> )	-400	-	+400	mv
		V <sub>TXsym</sub> =V <sub>CANH</sub> +V <sub>CANL</sub> ; <sup>[2]</sup>	e Coran	-	1.1V <sub>cc</sub>	. 68'
Transmitter voltage	V <sub>TXsym</sub>	f <sub>TXD</sub> =250KHz, 1MHz and	0.9V <sub>cc</sub>			
symmetry	▼ I Xsym	2.5MHz; <sup>[3]</sup>	0.0 0.0			
		C <sub>SPLIT</sub> =4.7nF				
		$V_{TXD}$ =0V; t < t <sub>to(dom)TXD</sub>				
		$R_L = 50 \Omega$ to $65 \Omega$	1.5	-	3	V
Bus differential output		$R_L = 45 \Omega$ to 70 $\Omega$	1.4		3.3	V
voltage	V <sub>O(dif)bus</sub>	R <sub>L</sub> = 2240 Ω	1.5		5	V
voltago		recessive; no load				
		Normal mode; V <sub>TXD</sub> =V <sub>CC</sub>	-50	-	+50	mV
		Standby mode	-0.2	-	+0.2	V
Recessive output voltage	V <sub>O(rec)</sub>	Normal mode; V <sub>TXD</sub> =V <sub>CC</sub> ; no load	2	$0.5V_{CC}$	3	V
		Standby mode; no load	-0.1	-	+0.1	V
		V <sub>CM(CAN)</sub> = -40V to +40V <sup>[1]</sup>				
Receiver recessive voltage	V <sub>rec(RX)</sub>	Normal mode	-4	-	0.5	V
C C		Standby mode	-4	-	0.4	V



PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
		$V_{CM(CAN)}$ = -40V to +40V <sup>[1]</sup>				
Receiver dominant voltage	V <sub>dom(RX)</sub>	Normal mode	0.9	-	9	V
		Standby mode	1.15	-	9	V
		$V_{CM(CAN)}$ = -40V to +40V <sup>[1]</sup>				
Differential receiver	V <sub>th(RX)dif</sub>	Normal mode	0.5	0.7	0.9	V
threshold voltage		Standby mode	0.4	0.7	1.15	V
Differential receiver hysteresis voltage	V <sub>hys(RX)dif</sub>	V <sub>CM(CAN)</sub> = -40V to +40V <sup>[1]</sup> Normal mode		100		mV
Nyoloroolo vollage		$V_{TXD}=0V; t < t_{to(dom)TXD};$ $V_{CC}=5V$			1	
Dominant short-circuit output current	I <sub>O(SC)dom</sub>	Pin CANH; V <sub>CANH</sub> =-15V to 40V	-115	-70		mA
		Pin CANL; V <sub>CANL</sub> =-15V to 40V		65	115	mA
Recessive short-circuit output current	I <sub>O(SC)</sub> rec	Normal mode; $V_{TXD}=V_{CC}$ $V_{CANH}=V_{CANL}=-47V$ to +52V	-10	-	+10	mA
Leakage current	IL.	$V_{CC}$ =0V or $V_{CC}$ =shorted to ground via 47 k $\Omega$ ; $V_{CANH}$ = $V_{CANL}$ =5V	-5	-	+5	μA
Input resistance	R <sub>i</sub>	$ \begin{array}{ c c } -2V \leq V_{CANL} \leq +7V; \\ -2V \leq V_{CANL} \leq +7V \end{array} $	9	15	28	kΩ
Input resistance deviation	$\Delta R_i$	$ \begin{array}{ c c } 0V \leq V_{CANL} \leq +5V; \\ 0V \leq V_{CANL} \leq +5V \end{array} $	-1		+1	%
Differential input resistance	R <sub>i(dif)</sub>	$\begin{array}{c c} -2V \leq V_{CANL} \leq +7V; \\ -2V \leq & V_{CANL} \leq +7V \end{array}$	19	30	52	kΩ
Common-mode input capacitance	C <sub>i(cm)</sub>	[2]	SI-	-	20	pF
Differential input capacitance	C <sub>i(dif)</sub>	[2]	-	-	10	pF
Common mode output : SP	LIT					
Output voltage	V <sub>O(split)</sub>	Normal mode I <sub>SPLIT</sub> =-500µA to +500µA	0.3V <sub>cc</sub>	0.5V <sub>cc</sub>	0.7V <sub>cc</sub>	V
		Normal mode; R <sub>L</sub> =1 M $\Omega$	0.45V <sub>CC</sub>	0.5V <sub>CC</sub>	0.55V <sub>CC</sub>	V
Leakage current	۱L	Standby mode V <sub>SPLIT</sub> = -50V to +50V	-10	-	+10	μA
Temperature Protection			P			
Shutdown temperature	T <sub>J(sd)</sub>	[2]	-	190	-	°C
Standby mode control inpu	t : STB					
High-level input voltage	VIH		2	-	V <sub>CC</sub> +0.3	V
Low-level input voltage	V <sub>IL</sub>		-0.3	-	+0.8	V
High-level input current	I <sub>IH</sub>	V <sub>STB</sub> =V <sub>CC</sub>	-1	-	+1	μA
Low-level input current	IIL	V <sub>STB</sub> =0V	-15	-8	-1	μA

PARAMETER	SYMBOL	SYMBOL CONDITIONS			MAX	UNIT
Transmit data input : TXD						
High-level input voltage	VIH		2	-	V <sub>cc</sub> +0.3	V
Low-level input voltage	VIL		-0.3	-	+0.8	V
High-level input current	I <sub>IH</sub>	V <sub>TXD</sub> =V <sub>CC</sub>	-5	-	+5	μA
Low-level input current	IIL	V <sub>TXD</sub> =0V	-260	-120	-30	μA
Input capacitance	Ci	[2]	-	5	10	pF
Receive data output : RXD						
High-level output current	I <sub>ОН</sub>	V <sub>RXD</sub> =V <sub>CC</sub> -0.4V	-8	-3	-1	mA
Low-level output current	I <sub>OL</sub>	V <sub>RXD</sub> =0.4V; bus dominant	2	7	12	mA

[1]  $V_{CM(CAN)}$  is the common mode voltage of CANH and CANL.

[2] Not tested in production; guaranteed by design.

[3] The test circuit used to measure the bus output voltage symmetry (which includes C<sub>SPLIT</sub>) is shown in Figure 7.

## **Switching Characteristics**

(V<sub>CC</sub>=4.75V to 5.25V; T<sub>AMB</sub>= -40  $^{\circ}$ C to +125  $^{\circ}$ C; R<sub>L</sub>=60 $\Omega$  unless otherwise noted. Typical values are at V<sub>CC</sub>=5V and T<sub>AMB</sub>= 25  $^{\circ}$ C)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Transceiver timing; pins CANH, CA	ANL, TXD and	RXD; see Figure 1 and Fi	<u>gure 5</u>			
Delay time from TXD to bus dominant	t <sub>d(TXD-busdom)</sub>	Normal mode	-	75	-	ns
Delay time from TXD to bus recessive	t <sub>d(TXD-busrec)</sub>	Normal mode	-	93	-	ns
Delay time from bus dominant to RXD	$t_{d(busdom-RXD)}$	Normal mode	<u></u>	70	-	ns
Delay time from bus recessive to RXD	$t_{d(busrec-RXD)}$	Normal mode		85	-	ns
Propagation delay from TXD to RXD	t <sub>PD(TXD-RXD)</sub>	Normal mode	60	-	220	ns
Bit time on Bus	t.u.	t <sub>bit(TXD)</sub> =500ns <sup>[1]</sup>	435	-	530	ns
	t <sub>bit(Bus)</sub>	t <sub>bit(TXD)</sub> =200ns <sup>[1]</sup>	155		210	ns
Bit time on pin RXD	turner	t <sub>bit(TXD)</sub> =500ns <sup>[1]</sup>	400	0	550	ns
	t <sub>bit(RXD)</sub>	t <sub>bit(TXD)</sub> =200ns <sup>[1]</sup>	120		220	ns
		$\Delta t_{\text{Rec}} = t_{\text{bit}(\text{RXD})} t_{\text{bit}(\text{Bus})}$				1
Receiver timing symmetry	$\Delta t_{Rec}$	t <sub>bit(TXD)</sub> =500ns	-65		+40	ns
		t <sub>bit(TXD)</sub> =200ns	-45	-	+15	ns
TXD dominant time-out time	t <sub>to(dom)TXD</sub>	V <sub>TXD</sub> =0V; Normal mode	0.3	3	8	ms
Bus dominant time-out time	t <sub>to(dom)bus</sub>	Standby mode	0.8	3	8	ms
Bus wake-up filter time	t <sub>fltr(wake)bus</sub>	Standby mode	0.5	1	3	μs
Standby to normal mode delay time	t <sub>d(stb-norm)</sub>	[2]	20	34	55	μs

[1] See Figure 2.

[2] See Figure 3.



# **Pin Configuration**



## **Pin Function Description**

Pin Number	Mnemonic	Function			
1	TXD	Transmit data input			
2	GND	Ground supply			
3	V <sub>cc</sub>	Supply voltage			
4	RXD	Receive data output; reads out data from the bus lines			
5	SPLIT	Common-mode stabilization output			
6	CANL	LOW-level CAN bus line			
7	CANH	HIGH-level CAN bus line			
8	STB	Standby mode control input			



### **Detail Description of Part**

AZKN1044T is a high-speed CAN transceiver compliant with the ISO 11898-2:2016. The function of the SPLIT output is the common mode bias of the bus terminated device.

The SPLIT pin will generate the reference voltage (defined as  $0.5V_{CC}$ ) for common mode stabilization of the bus termination (see Figure 4) in the normal mode. The stability of the common mode voltage of the bus will effectively reduce the EME. The SPLIT pin is active in normal mode but is floating in both standby mode and under-V<sub>CC</sub> condition (V<sub>CC</sub> < V<sub>uvd(VCC)\_1</sub>). Therefore, the SPLIT pin suggests to be opened when the devices are not the terminated node.

### **Operation Modes**

The normal and standby are two operating modes for AZKN1044T, which are selected by STB pin. The detail description of the operating modes related to both bus pins and RXD pin is listed in the <u>Table1</u>.

#### Normal mode

When STB pin ties to logic LOW, AZKN1044T will switch to the normal mode. In the normal mode, the driver will translate the logic state of TXD to differential output of HS CAN. The data rate of driver is up to the 5Mbps with both the controlled slew rate and common mode voltage, which is Amazing's property. So that the driver performs the low common mode noise and has the low EME performance, which is evaluated by IEC 61967-4.

The normal receiver with the  $\pm$ 40V common mode range operates in the normal mode, which is also Amazing's property. The normal receiver translates the differential signal of HS CAN to the digital output of RXD with data rate up to 5Mbps. The EM Immunity of normal receiver is evaluated by IEC 62132-4.

The loop delay symmetry from TXD to RXD is optimized by both driver and normal receiver in AZKN1044T.

#### • Standby mode

When the STB ties to logic HIGH, AZKN1044T will switch to the standby mode. In the standby mode, both the driver and normal receiver are turned off so that the bus pins are biased to GND to save  $V_{CC}$  power. Only the low power receiver operates to

monitor the activity of the bus so as to inform the microcontroller if go to the normal mode or not. The wake-up filter on the output of the low-power receiver ensures that only bus dominant and bus recessive states that persist longer than  $t_{fltr(wake)bus}$  are reflected on pin RXD. Therefore, the data on RXD is not exact but is a wake-up signal to microcontroller.

The bus pins of AZKN1044T bias to GND via input resistor so that it is passive behavior in the standby mode.

### **Fail-safe Protection**

#### • TXD dominant time-out function

The function of "TXD dominant time-out" prevents the failure of the hardware or software from keeping the bus in the dominate state. The failure cause the bus to be blocked all communication. The timer of "TXD dominate time-out" is started when TXD pin is set to LOW. If the time of TXD pin in the LOW state is longer than  $t_{to(dom)TXD}$ , the driver will be turn off to release the bus. The timer of "TXD dominate time-out" will be reset when TXD pin is set to HIGH. Therefore, the minimum data rate of 40kbps is defined by the function of "TXD dominant time-out".

#### Bus dominant time-out function

The function of "bus dominant time-out" prevents the clamped dominate state due to failure of one of the bus nodes or bus short-circuit event, so as to trigger the permanent wake-up request in the standby mode. The timer of "bus dominant time-out" is started when the bus translates from recessive to dominate state. If the time of dominate is longer than  $t_{to(dom)bus}$ , the RXD will force to HIGH. The timer of "bus dominant time-out" is reset if the bus goes from dominate to recessive state.

#### • Pull-up of TXD and STB input pins

The pins of both TXD and STB with internal pull-ups to  $V_{CC}$  are safe-guarantee design due to one or both of these pins in floating condition. When TXD pin is internally pulled up, the transmitter is forced into the recessive state. When STB pin is internally pulled up, AZKN1044T is forced into the low power standby mode. By the way, the pull-up currents will



be generated if the pins are biased to low state. In standby mode, both pins should be held HIGH to reduce the current.

#### • Undervoltage detection on pin V<sub>cc</sub>

When  $V_{CC}$  drops below the  $V_{CC}$  undervoltage detection level,  $V_{uvd(VCC)_1}$ , the transceiver will switch to standby mode. The logic state of STB pin will be ignored until  $V_{CC}$  has recovered. When the  $V_{CC}$  drops below the undervoltage detection level,  $V_{uvd(VCC)_2}$ , the transceiver will switch off and disengage from the bus (zero load) until  $V_{CC}$  has recovered. The undervoltage detection is the protection function to avoid the abnormal operation of  $V_{CC}$  power.

#### Overtemperature protection

When the virtual junction temperature exceeds the shutdown junction temperature,  $T_{J(sd)}$ , the output of the drivers will be disabled to protect AZKN1044T from burn out issue. In this state, both CANH and CANL are biased to the recessive level no matter what the logic level of TXD pin is and the receiver still remains operational. When the temperature falls below  $T_{J(sd)}$ , the overtemperature protection will be released. The typical  $T_{J(sd)}$  is designed as  $190^{\circ}$ C under  $V_{CC} = 5.0$ V.

### **High-Immunity Communication**

#### • High immunity for ISO7637-2 pulse

AZKN1044T has immunity of ISO 7637-2 pulse 1, 2a, 3a and 3b by the DCC method with 1nF capacitance, as <u>Figure 6</u>. This specification has been verified by a thirty-party test house according to IEC 62228-3:2019, Section 6.3.

#### • High EFT coupling Immunity

AZKN1044T has  $\pm 2kV$  EFT coupling immunity on the bus line under the normal operation. The output of transmitter (CANH and CANL) and the output of receiver (RXD) could be recovered after next bit when the high voltage  $\pm 2kV$  pulse of EFT coupled to the bus line through the coupling box (CCC method), as Figure 6. So the AZKN1044T has more ability to communicate with low <u>Bit-Error-Rate</u> (BER) under the high noise environment.

### **High Protection for All Pins**

 ±15kV System-level ESD for CANH and CANL AZKN1044T is embedded high voltage ±70V TVS on the pins of CANH and CANL to achieve IEC 61000-4-2 contact ±15kV of the system-level ESD protection. In the evaluation of system-level ESD, both CANH and CANL of AZKN1044T are zapped by ESD gun referred to GND on the evaluation board.

#### • Basic surge protection for CANH and CANL

AZKN1044T pass  $\pm 100V$  of the IEC 61000-4-5 (8/20 $\mu s)$  with  $2\Omega$  of source impedance for directly injection. With both the surge and fault protection, AZKN1044T can efficiently prevent the EOS event in the harsh environment.

### HBM 6kV , MM 400V and 800V CDM for all pins

To achieve the high reliability and high assembly yield rate, AZKN1044T have high ESD specification of the component-level for both HBM and MM. With the high robust whole-chip ESD protection, AZKN1044T can still sustain no matter the ESD pulse comes from power pin or the I/O pins. For the IC self-discharge issue, the CDM protection level of AZKN1044T is up to ±800V.


#### Table 1. Operating modes

OT	D D:-	Law	LUND
51	B Pin	Low	High
Mode		Normal	Standby
Bus	s pins	Dominant /	Bias to GND <sup>[1]</sup>
(CANH	I, CANL)	Recessive	
	High	Recessive	No Wake-up
RXD	Low	Dominant	Wake-up <sup>[1]</sup>


[1] In standby mode, the standby RX is active to wake-up MCU.

8


















#### **AZKN1044T** ±70V Fault Protected High-Speed CAN Transceiver with IEC 61000-4-2 contact ±15kV ESD Protection

## Mechanical Details


PACKAGE DIAGRAMS TOP VIEW



### SIDE VIEW




**END VIEW** 



	Millim	neters	Incl	hes
Symbol	min	Max	min	max
А	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
A2	1.25	1.55	0.049	0.061
b	0.33	0.51	0.013	0.020
С	0.17	0.26	0.007	0.010
D	4.70	5.10	0.185	0.201
E	3.70	4.10	0.146	0.161
E1	5.80	6.20	0.228	0.244
е	0 1.27 BSC		0.05	BSC
L	0.40	1.27	0.016	0.050
θ	0	8	0	8

### PACKAGE DIMENSIONS

## **MARKING CODE**



A1044T = Device Code WW = Date Code ; XX = Control Code G = Green Part Indication

Part Number	Marking Code
AZKN1044T.RDG	A1044T
	WWXXG



# **Ordering Information**

PN#	Material	Туре	Reel size	MOQ	MOQ/internal box	MOQ/carton
AZKN1044T.RDG	Green	T/R	13 inch	2,500/reel	1 reel=2,500/box	5 boxes =12,500/carton

## **Revision History**

Revision Date	Modification Description
2020/2/21	Preliminary Release.
2021/12/3	MP Release .
No. She	<u>~</u>
of L	