## 16-Bit 250kHz Sampling CMOS ANALOG-to-DIGITAL CONVERTER

## FEATURES

- 250kHz SAMPLING RATE
- COMPLETE WITH S/H, REF, CLOCK, ETC.
- 96dB min SFDR WITH 100kHz INPUT
- 84dB min SINAD
- $\pm 2.5 \mathrm{~V}$ INPUT RANGE
- 28-LEAD SOIC


## APPLICATIONS

- WIRELESS BASE STATIONS
- SPECTRUM ANALYSIS
- IMAGING SYSTEMS
- DATA ACQUISITION


## DESCRIPTION

The ADS7815 is a complete 16 -bit sampling analog-to-digital (A/D) converter featuring excellent AC performance and a 250 kHz throughput rate. The design includes a 16-bit capacitor-based SAR A/D converter with an inherent sample and hold ( $\mathrm{S} / \mathrm{H}$ ), a precision reference, and an internal clock. Spuriousfree dynamic range with a 100 kHz full-scale sinewave input is typically greater than 100 dB . The $\pm 2.5 \mathrm{~V}$ input range allows development of precision systems using only $\pm 5 \mathrm{~V}$ supplies. The converter is available in a 28-lead SOIC package specified for operation over the industrial $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.


## SPECIFICATIONS

At $\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{S}}=250 \mathrm{kHz},+\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$, and $-\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}$, using internal reference, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7815U |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  |  |  | 16 | Bits |
| ANALOG INPUT <br> Voltage Range Impedance Capacitance |  |  | $\begin{gathered} \pm 2.5 \mathrm{~V} \\ 100 \\ 30 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{M} \Omega \\ \mathrm{pF} \end{gathered}$ |
| THROUGHPUT SPEED Conversion Cycle Throughput Rate | Acquire and Convert | 250 |  | 4.0 | $\begin{gathered} \mu \mathrm{s} \\ \mathrm{kHz} \end{gathered}$ |
| DC ACCURACY Integral Linearity Error No Missing Codes Transition Noise ${ }^{(2)}$ Full Scale Error ${ }^{(3)}$ Full Scale Error Drift Bipolar Zero Error Bipolar Zero Error Drift Power Supply Sensitivity | $+\mathrm{V}_{\text {S }} \pm 5 \%,-\mathrm{V}_{\text {S }} \pm 5 \%$ |  | $\begin{gathered} \pm 4 \\ 15 \\ 0.8 \\ \pm 0.1 \\ \pm 7 \\ \pm 2 \\ \pm 2 \\ \pm 6 \end{gathered}$ |  | $\begin{gathered} \mathrm{LSB}^{(1)} \\ \text { Bits } \\ \mathrm{LSB} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \end{gathered}$ |
| AC ACCURACY <br> Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) <br> Signal-to-Noise Usable Bandwidth ${ }^{(5)}$ Aperture Delay | $\begin{aligned} & \mathrm{f}_{\mathrm{f}_{\mathrm{N}}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{IN}}=100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{IN}}=100 \mathrm{kHz} \\ & -60 \mathrm{~dB} \operatorname{lnput} \\ & \mathrm{f}_{\mathrm{IN}}=100 \mathrm{kHz} \end{aligned}$ | 96 <br> 84 <br> 84 | $\begin{gathered} 100 \\ -98 \\ 28 \\ \\ 1 \\ 40 \end{gathered}$ | -96 | $\mathrm{dB}^{(4)}$ <br> dB <br> dB <br> dB <br> dB <br> MHz <br> ns |
| REFERENCE <br> Internal Reference Voltage Internal Reference Source Current External Reference Voltage Range External Reference Current Drain | $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}$ | $\begin{gathered} 2.45 \\ 2.3 \end{gathered}$ | $\begin{gathered} 2.5 \\ 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 2.55 \\ & 2.7 \\ & 100 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| DIGITAL INPUTS <br> Logic Levels $V_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $I_{\text {IL }}$ <br> $I_{\mathrm{H}}$ |  | $\begin{array}{r} -0.3 \\ +2.8 \end{array}$ |  | $\begin{gathered} +0.8 \\ +\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V} \\ \pm 10 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \hline \end{gathered}$ |
| DIGITAL OUTPUTS <br> Data Format Data Coding <br> $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> Leakage Current <br> Output Capacitance | $\begin{gathered} \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA} \\ \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \\ \text { High-Z State }, \\ \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \text { to } \mathrm{V}_{\text {DIG }} \\ \text { High-Z State } \end{gathered}$ | +4 | $\begin{aligned} & \text { Ilel } 16 \mathrm{k} \\ & \text { o's Com } \end{aligned}$ | $\begin{gathered} +0.4 \\ \pm 5 \\ 15 \end{gathered}$ | V V $\mu \mathrm{A}$ pF |
| DIGITAL TIMING <br> Bus Access Time Bus Relinquish Time |  |  |  | $\begin{aligned} & 83 \\ & 83 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| POWER SUPPLIES $\begin{aligned} & +V_{S} \\ & -V_{S} \\ & +I_{S} \\ & -I_{S} \end{aligned}$ <br> Power Dissipation |  | $\begin{aligned} & +4.75 \\ & -5.25 \end{aligned}$ | $\begin{gathered} +5 \\ -5 \\ +30 \\ -10 \\ 200 \end{gathered}$ | $\begin{gathered} +5.25 \\ -4.75 \\ \\ 250 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specified Performance <br> Storage |  | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) LSB means Least Significant Bit. For the 16 -bit, $\pm 2.5 \mathrm{~V}$ input ADS7815, one LSB is $76 \mu \mathrm{~V}$. (2) Typical rms noise at worst case transitions and temperatures. (3) Full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (4) All specifications in dB are referred to a full-scale $\pm 2.5 \mathrm{~V}$ input. (5) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60dB, or 10 bits of accuracy.

## ABSOLUTE MAXIMUM RATINGS

| Analog Inputs: $\mathrm{V}_{\mathrm{IN}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ \pm V_{S}$ |  |
| :---: | :---: |
| REF ..................................... GND -0.3 V to $+\mathrm{V}_{S}+0.3 \mathrm{~V}$ |  |
|  |  |
| Momentary Short to $+\mathrm{V}_{S}$ |  |
| +V $\mathrm{V}_{\text {S }}$........................................................................................... 7 F |  |
|  |  |
| Digital Inputs .............................................. GND -0.3 V to $+\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ |  |
| Maximum Junction Temperature ............................................ $+165^{\circ} \mathrm{C}$ |  |
| Internal Power Dissipation ..................................................... 825mW |  |
| Lead Temperature (soldering, 10s) ........................................... $300^{\circ} \mathrm{C}$ |  |

## ELECTROSTATIC <br> (i) DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION
$\left.\begin{array}{|l|c|c|c|}\hline \text { PRODUCT } & \text { PACKAGE } & \begin{array}{c}\text { PACKAGE } \\ \text { DRAWING } \\ \text { NUMBER }\end{array} & \begin{array}{c}(1)\end{array} \\ \hline \text { TEMPERATURE } \\ \text { RANGE }\end{array}\right]$

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

[^0]| PIN \# | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IN }}$ | Analog Input. Full-scale input range is $\pm 2.5 \mathrm{~V}$. |
| 2 | GND | Ground. |
| 3 | REF | Reference Input/Output. Outputs internal reference of +2.5 V nominal. Can also be driven by external system reference. In both cases, connect to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with $2.2 \mu \mathrm{~F}$ tantalum capacitor. |
| 4 | CAP | Reference compensation capacitor. Use a parallel combination of a $0.1 \mu \mathrm{~F}$ ceramic capacitor and a $2.2 \mu \mathrm{~F}$ tantalum capacitor. |
| 5 | GND | Ground. |
| 6 | D15 (MSB) | Data Bit 15. Most Significant Bit (MSB) of conversion results. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 7 | D14 | Data Bit 14. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/E is LOW or when a conversion is in progress. |
| 8 | D13 | Data Bit 13. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 9 | D12 | Data Bit 12. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/ $\overline{\mathrm{C}}$ is LOW or when a conversion is in progress. |
| 10 | D11 | Data Bit 11. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/E is LOW or when a conversion is in progress. |
| 11 | D10 | Data Bit 10. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when $\overline{\mathrm{R} / \mathrm{C}}$ is LOW or when a conversion is in progress. |
| 12 | D9 | Data Bit 9. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 13 | D8 | Data Bit 8. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 14 | GND | Ground. |
| 15 | D7 | Data Bit 7. Hi-Z state when $\overline{\overline{C S}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 16 | D6 | Data Bit 6. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 17 | D5 | Data Bit 5. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C్C is LOW or when a conversion is in progress. |
| 18 | D4 | Data Bit 4. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 19 | D3 | Data Bit 3. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C ${ }^{\text {c }}$ is LOW or when a conversion is in progress. |
| 20 | D2 | Data Bit 2. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 21 | D1 | Data Bit 1. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/C is LOW or when a conversion is in progress. |
| 22 | D0 (LSB) | Data Bit 0. Least Significant Bit (LSB) of conversion results. Hi-Z state when $\overline{\mathrm{CS}}$ is HIGH, when R/ $\overline{\mathrm{C}}$ is LOW or when a conversion is in progress. |
| 23 | $-\mathrm{V}_{\mathrm{S}}$ | Negative supply input. Nominally -5 V . Decouple to analog ground with $0.1 \mu \mathrm{~F}$ ceramic and $10 \mu \mathrm{~F}$ tantalum capacitors. |
| 24 | R/C | Read/convert input. With R/ $\overline{\mathrm{C}}$ HIGH, $\overline{\mathrm{CS}}$ going LOW will enable the output data bits if a conversion is not in progress. With R/C LOW, $\overline{C S}$ going LOW will start a conversion if one is not already in progress. |
| 25 | $\overline{\mathrm{CS}}$ | Chip select. With R/C LOW, $\overline{\mathrm{CS}}$ going LOW will initiate a conversion if one is not already in progress. With R/C HIGH, $\overline{\mathrm{CS}}$ going LOW will enable the output data bits if a conversion is not in progress. |
| 26 | $\overline{\text { BUSY }}$ | Busy output. Falls when a conversion is started, and remains LOW until the conversion is completed. With $\overline{C S}$ LOW and R/ $\overline{\mathrm{C}}$ HIGH, output data will be valid when $\overline{\mathrm{BUSY}}$ rises, so that the rising edge can be used to latch the data. $\overline{\mathrm{CS}}$ or R/ $\overline{\mathrm{C}}$ must be HIGH within 250 ns after $\overline{B U S Y}$ rises or another conversion will start without time for signal acquisition. |
| 27 | $+\mathrm{V}_{\text {S }}$ | Positive supply input. Nominally +5 V . Connect directly to pin 28. |
| 28 | $+\mathrm{V}_{\text {S }}$ | Positive supply input. Nominally +5 V . Connect directly to pin 27 . Decouple to ground with $0.1 \mu \mathrm{~F}$ ceramic and $10 \mu \mathrm{~F}$ tantalum capacitors. |

TABLE I. Pin Assignments.

## PIN CONFIGURATION

|  |  |  |  |  | SOIC |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ADS7815 | 28 | $+\mathrm{V}_{\text {S }}$ |  |
|  |  | 27 | $+\mathrm{V}_{\text {S }}$ |  |
|  |  | 26 | $\overline{\text { BUSY }}$ |  |
|  |  | 25 | $\overline{\mathrm{CS}}$ |  |
|  |  | 24 | R/C |  |
|  |  | 23 | $-\mathrm{V}_{S}$ |  |
|  |  | 22 | D0 (LSB) |  |
|  |  | 21 | D1 |  |
|  |  | 20 | D2 |  |
|  |  | 19 | D3 |  |
|  |  | 18 | D4 |  |
|  |  | 17 | D5 |  |
|  |  | 16 | D6 |  |
|  |  | 15 | D7 |  |

## BASIC OPERATION

Figure 1 shows the recommended circuit for operation of the ADS7815. A falling edge on the convert pulse signal places the sample and hold into the hold mode and initiates a conversion. When the conversion is complete, the pins D15 through D0 become active and the result of the conversion
is placed on these outputs. In the circuit shown in Figure 1, the rising edge of $\overline{B U S Y}$ latches the result into the 74HC574s.

After the conversion is complete, the ADS7815 sample and hold returns to the sample mode and begins acquiring the input signal for the next conversion. Allowing $4 \mu$ s between falling edges of the convert pulse signal assures accurate acquisition of the analog input.


FIGURE 1. Basic Operation.

## TIMING

The timing shown in Figure 2 and Table II is the recommended method of operating the ADS7815. The falling edge of $\overline{\mathrm{CS}}$ initiates the conversion. During the conversion, the digital outputs are tri-stated and $\overline{\text { BUSY }}$ is LOW. Near the end of the conversion, the digital outputs become active with the most recent conversion result. After a brief delay (see time $\mathrm{t}_{11}$ in Figure 2 and Table II), $\overline{\text { BUSY }}$ rises. The rising edge of BUSY is used to latch the digital result in Figure 1.

## R/C AND CS

The R/C (read/convert) and $\overline{\mathrm{CS}}$ signals control the start of conversion and, when a conversion is not in progress, the status of the digital outputs D15 through D0. It is possible to start a conversion by taking $\overline{\mathrm{CS}}$ LOW and then taking R/ $\overline{\mathrm{C}}$ LOW. However, this is not recommended and will result in a significant decrease in signal-to-noise ratio. This is due to
the digital outputs tri-stating while the sample and hold transitions to the hold mode. The change in digital outputs results in noise being coupled onto the hold capacitor.
If a conversion is not in progress or is just about to finish, the digital outputs will be active when $\mathrm{R} / \overline{\mathrm{C}}$ is HIGH and $\overline{\mathrm{CS}}$ is LOW. This is shown in Figure 2 and Figure 3. It is possible to return $\overline{\mathrm{CS}}$ HIGH during the initial part of the conversion (as is done with $\mathrm{R} / \overline{\mathrm{C}}$ ) and prevent the digital outputs from becoming active. At a later time, the digital results could be read by taking $\overline{\mathrm{CS}}$ LOW. It is also possible to leave $\mathrm{R} / \overline{\mathrm{C}}$ LOW, take $\overline{\mathrm{CS}}$ HIGH during the conversion, and read the results at a later time by taking R/C HIGH and $\overline{\mathrm{CS}}$ LOW.
Following a conversion, if $\mathrm{R} / \overline{\mathrm{C}}$ and $\overline{\mathrm{CS}}$ are both LOW 250 ns after $\overline{\text { BUSY }}$ rises, then a new conversion will be initiated without allowing the proper acquisition period for the sample and hold. R/ $\overline{\mathrm{C}}$ must remain HIGH or $\overline{\mathrm{CS}}$ must be taken HIGH within 250ns of BUSY rising.


FIGURE 3. Bus Timing.

TABLE II. Conversion Timing.


FIGURE 2. ADS7815 Timing.
$\mathrm{R} / \mathrm{C}$ and $\overline{\mathrm{CS}}$ should remain static prior to that start of conversion and during the later part of a conversion. To start a conversion, R/C before $\overline{\mathrm{CS}}$ is taken LOW. R/C and/or $\overline{\mathrm{CS}}$ should be taken HIGH during the early part of the conversion, preferably within 200 ns of the start of the conversion. If these times are not observed, then there is risk that the transition of these digital signals may affect the conversion result.

The three NAND gates shown in Figure 1 can be used to generate $R / \overline{\mathrm{C}}$ and $\overline{\mathrm{CS}}$ signals from a single negative going pulse.

## BUSY

$\overline{\text { BUSY }}$ goes LOW when a conversion is started and remains LOW throughout the conversion. Just prior to BUSY going HIGH, the digital outputs become active with the conversion result. Time $t_{11}$, shown in Figure 2, should provide adequate time for the ADS7815 to drive the digital outputs to a valid logic state before BUSY rises. As shown in Figure 1 and 2, the rising edge of $\overline{\mathrm{BUSY}}$ can be used to latch the digital result into an external component.

## DIGITAL OUTPUT

The ADS7815's digital output is in Binary Two's Complement (BTC) format. Table III shows the relationship between the digital output word and analog input voltage under ideal conditions.

| DESCRIPTION | ANALOG INPUT | DIGITAL OUTPUT |  |
| :---: | :---: | :---: | :---: |
|  |  | BINARY TWO'S COMPLEMENT |  |
|  |  | BINARY CODE | HEX CODE |
| Full Scale Range | $\pm 2.5 \mathrm{~V}$ |  |  |
| Least Significant Bit (LSB) | $76 \mu \mathrm{~V}$ |  |  |
| +Full Scale $(2.5 \mathrm{~V}-1 \mathrm{LSB})$ | 2.499924 V | 0111111111111111 | 7FFF |
| Midscale | OV | 0000000000000000 | 0000 |
| One LSB below Midscale | $-76 \mu \mathrm{~V}$ | 1111111111111111 | FFFF |
| -Full Scale | -2.5V | 1000000000000000 | 8000 |

Table III. Ideal Input Voltages and Output Codes.

## REFERENCE

The ADS7815 can be operated with the internal 2.5 V reference or an external reference. By applying an external reference to the REF pin, the internal reference is bypassed. The reference voltage at REF is buffered internally.

The voltage at the reference input sets the full-scale range of the converter. With the internal 2.5 V reference, the input range is $\pm 2.5 \mathrm{~V}$. Thus, the input range of the converter's analog input is simply $\pm \mathrm{V}_{\text {REF }}$, where $\mathrm{V}_{\text {REF }}$ is the voltage at the reference input. Because of internal gain and offset error, the input range will not be exactly $\pm \mathrm{V}_{\text {REF }}$. The full-scale error of the converter with an external reference will typically be $0.25 \%$ or less. The bipolar zero error will be similar
to that listed in the Specifications Table. The range for the external reference is 2.3 V to 2.7 V .

## REF PIN

The REF pin itself should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $2.2 \mu \mathrm{~F}$ tantalum capacitor. While both capacitors should be physically close to the ADS7815, it is very important that the ceramic capacitor be placed as close as possible.
The REF voltage should not be used to drive a large load or any load which is dynamic. A large load will reduce the reference voltage and the corresponding input range of the converter. A dynamic load will modulate the reference voltage and this modulation will be present in the converter's output data.

## CAP PIN

The voltage on the CAP pin is the output of the reference buffer. This pin should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with a $2.2 \mu \mathrm{~F}$ tantalum capacitor. While both capacitors should be physically close to the ADS7815, it is very important that the ceramic capacitor be placed as close as possible.
The CAP pin connects to the internal reference buffer and directly to the binary weighted capacitor array of the converter. Thus, the signal at the CAP pin has high-frequency glitches which occur at each bit decision. For this reason, the CAP voltage should not be used to provide a reference voltage for external circuitry.

## LAYOUT

The layout of the ADS7815 and accompanying components will be critical for optimum performance. Use of an analog ground plane is essential. Use of +5 V and -5 V power planes is not critical as long as the supplies are well bypassed, and the traces connecting +5 V and -5 V to the power connector are not too long or too thin.
The two $+\mathrm{V}_{\mathrm{S}}$ power pins of the ADS7815 must be tied together. The voltage source for these pins should also power the input buffer and the 74 HC 00 shown in Figure 1. This supply should separate from the positive +5 V supply for the system's digital logic
Three ground pins are present on the ADS7815: pin 2, pin 5, and pin 14. These should all be tied to the analog ground plane. The analog ground plane should extend underneath all analog signal conditioning components and up to the 74HC574s (or equivalent components) shown in Figure 1. The 74HC574s should not be located more than several inches from the ADS7815.
The ground for the 74 HC 574 s should be connected to the digital ground. The analog ground plane should extend up to the 74HC574s but should be kept at least $1 / 4$ " ( 6 mm ) distant from the digital ground plane (if present). The analog and digital grounds planes should not overlap at any point.

## INTERMEDIATE LATCHES

The 74HC574s shown in Figure 1 isolate the ADS7815 from digital signals on a microprocessor, digital signal processor (DSP), or microcontroller bus. This is necessary because of the precision needed within the ADS7815. The weight of a single LSB in the ADS7815 is $76 \mu \mathrm{~V}$, and the comparator must be able to resolve differences in voltage to this level. External digital signals which transition during the conversion can easily couple onto the substrate and produce voltages larger than this.
In place of the 74HC574s, it might be possible to use a FIFO or similar type of memory device. For the majority of systems, it will be difficult to go directly from the ADS7815 into a microcontroller or DSP even if the ADS7815 is not connected to shared bus. The reason for this is that during a conversion, the ADS7815 outputs are tri-stated. The only chance to read the outputs are during the acquisition period. And, this is not recommended if the data will be read just prior to the converter going into the hold mode.

## SIGNAL CONDITIONING

The ADS7815 input essentially consists of a switch and a capacitor. In the acquisition or sample mode, the switch is closed and the input signal drives the capacitor directly. When a conversion is started, the switch is opened capturing the input signal at that moment. This voltage is held on the capacitor for the remainder of the conversion.
While this provides for a wide bandwidth sample and hold function and results in excellent AC performance, this architecture requires a high bandwidth, precision op amp to drive the analog input. The op amp and configuration shown in Figure 1 is highly recommended. The amplifier should be placed within 1 to 2 inches ( 25 to 50 mm ) of the ADS7815, and the layout guidelines in the OPA628 data sheet should be strictly followed.

## PACKAGING INFORMATION

| ORDERABLE DEVICE | STATUS(1) | PACKAGE TYPE | PACKAGE DRAWING | PINS | PACKAGE QTY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADS7815U | ACTIVE | SOIC | DW | 28 | 28 |
| ADS $7815 \mathrm{U} / 1 \mathrm{~K}$ | ACTIVE | SOIC | DW | 28 | 1000 |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Tl components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

| Amplifiers | amplifier.ti.com | Audio |
| :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive |
| DSP | dsp.ti.com | Broadband |
| Interface | interface.ti.com | Digital Control |
| Logic | logic.ti.com | Military |
| Power Mgmt | power.ti.com | Optical Networking |
| Microcontrollers | microcontroller.ti.com | Security |
|  |  | Telephony |
|  |  | Video \& Imaging |
|  |  | Wireless |

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated


[^0]:    The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

