SCAS448A - MAY 1987 - REVISED APRIL 1996

- Flow-Through Architecture Optimizes
   PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)

#### 24 10E 23 1A1 1Y2 2 1Y3 3 22 1 1A2 1Y4[] 4 21 1 1A3 $\mathsf{GND}\hspace{.01in} \llbracket$ 5 20 1 1A4 GND 6 19 V<sub>CC</sub> 18 V<sub>CC</sub> GND 7 17 2A1 GND 8 16 2A2 2Y1 15 2A3 2Y2 10 11 14**∏** 2A4 2Y3 12 13 2OE 2Y4L

DB, DW, OR NT PACKAGE

(TOP VIEW)

### description

This octal buffer/line driver is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. This device provides inverting outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs. This device features high fan-out and improved fan-in.


The 74AC11240 is organized as two 4-bit buffers/line drivers with separate  $\overline{OE}$  inputs. When  $\overline{OE}$  is low, the device passes inverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


The 74AC11240 is characterized for operation from -40°C to 85°C.

## FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z

## logic symbol†





<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

SCAS448A - MAY 1987 - REVISED APRIL 1996

#### logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 6 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	DB package 0.65 W
	DW package 1.7 W
	NT package 1.3 W
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

## recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		3	5	5.5	V	
		VCC = 3 V	2.1				
ViH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V	
		$V_{CC} = 5.5 \text{ V}$	3.85				
		VCC = 3 V			0.9		
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V	
		V <sub>CC</sub> = 5.5 V			1.65		
٧ı	Input voltage		0		VCC	V	
٧o	Output voltage		0		Vcc	V	
		VCC = 3 V			-4		
IOH	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA	
		V <sub>CC</sub> = 5.5 V			-24		
		V <sub>CC</sub> = 3 V			12		
lOL		V <sub>CC</sub> = 4.5 V			24	mA	
		V <sub>CC</sub> = 5.5 V			24		
44/4	land the selfing vice and all note	ŌĒ	0		5	0/	
Δt/Δv	Input transition rise or fall rate	Data			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40		85	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	<sub>A</sub> = 25°C		MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	WAX	UNII
		3 V	2.9			2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Vон	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		V
	Jan. 24 mA	4.5 V	3.94			3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		3 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
	la. 24 mA	4.5 V			0.36		0.44	
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.44	
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		4				pF
CO	$V_O = V_{CC}$ or GND	5 V		10				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



## 74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SCAS448A - MAY 1987 - REVISED APRIL 1996

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	MAX	UNIT
FARAWILTER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	
t <sub>PLH</sub>	А	V	1.5	7.6	10.5	1.5	11.7	nc
t <sub>PHL</sub>	A	'	1.5	6.3	8.6	1.5	9.5	ns
<sup>t</sup> PZH	ŌĒ	V	1.5	8.2	11.6	1.5	12.7	20
t <sub>PZL</sub>	OE	Ť	1.5	7.6	10.8	1.5	12	ns
<sup>t</sup> PHZ	-	V	1.5	5.5	7.5	1.5	7.8	nc
<sup>t</sup> PLZ	ŌĒ	T T	1.5	6.7	9.4	1.5	9.8	ns

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	<sub>Δ</sub> = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WIAA	ONII
t <sub>PLH</sub>	А	V	1.5	5.4	7.5	1.5	8.4	ns
<sup>t</sup> PHL	A	'	1.5	4.6	6.6	1.5	7.2	115
<sup>t</sup> PZH	<u> -</u>	<b>&gt;</b>	1.5	5.7	8.2	1.5	9.2	20
t <sub>PZL</sub>	ŌĒ	Ť	1.5	5.3	7.7	1.5	8.7	ns
<sup>t</sup> PHZ	ŌĒ	V	1.5	4.7	6.3	1.5	6.6	ns
<sup>t</sup> PLZ	OE .	ı	1.5	5.2	7.3	1.5	7.7	115

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT		
	Dower dissination conscitance nor huffer	Outputs enabled	C. 50 pF	f = 1 MHz	39	pF
Cpd	Power dissipation capacitance per buffer	Outputs disabled	$C_L = 50 \text{ pF},$	f = 1 MHz	12	

SCAS448A - MAY 1987 - REVISED APRIL 1996

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





17-Mar-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AC11240DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE240	Samples
74AC11240DBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE240	Samples
74AC11240DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11240	Samples
74AC11240PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE240	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

17-Mar-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AC11240DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
74AC11240DBR	SSOP	DB	24	2000	367.0	367.0	38.0	

DW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated