2.7 pF Passive Tunable Integrated Circuits (PTIC)

Introduction

ON Semiconductor's PTICs have excellent RF performance and power consumption, making them suitable for any mobile handset or radio application. The fundamental building block of our PTIC product line is a tunable material called ParaScan™, based on Barium Strontium Titanate (BST). PTICs have the ability to change their capacitance from a supplied bias voltage generated by the Control IC. The 2.7 pF PTICs are available as wafer-level chip scale packages (WLCSP) and in QFN packages for easy mounting directly on printed circuit boards.

Key Features

- High Tuning Range and Operation up to 20 V
- Usable Frequency Range: from 700 MHz to 2.4 GHz
- High Quality Factor (Q) for Low Loss
- High Power Handling Capability
- Compatible with PTIC Control IC TCC-103
- WLCSP Package: 0.722 x 0.879 x 0.611 mm (8 pillar)
- QFN Package: 1.200 x 1.600 x 0.950 mm
- QFN: MSL-2 Moisture Sensitivity Level (per J-STD-020)
- These devices are Pb-Free and RoHS Compliant

Typical Applications

- Multi-band, Multi-standard, Advanced and Simple Mobile Phones
- Tunable Antenna Matching Networks
- Tunable RF Filters
- Active Antennas



ON Semiconductor®

www.onsemi.com



WLCSP8 0.88x0.72 CASE 567KC




QFN6 1.6x1.2 CASE 485DX

MARKING DIAGRAM



X.X = 2.7 N = Normal Tuning

FUNCTIONAL BLOCK DIAGRAM



PTIC Functional Block Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
TCP-3027N-DT	WLCSP8 (Pb-Free)	4000 Units / 7" Reel
TCP-3027N-QT	QFN6 (Pb-Free)	8000 Units / 13" Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TYPICAL SPECIFICATIONS

Representative Performance Data at 25°C

Table 1. PERFORMANCE DATA

Parameter	Min	Тур	Max	Units
Operating Bias Voltage	2.0		20	V
Capacitance (V _{bias} = 2 V)	2.32	2.70	2.97	pF
Capacitance (V _{bias} = 20 V)	0.73	0.77	0.81	pF
Tuning Range (2 V - 20 V)	3.00	3.50	4.05	
Tuning Range (20 V - 2 V)	2.80	3.30	4.05	
Leakage Current (Wafer Level)		270	540	nA
Leakage Current (WLCSP)			4.0	μΑ
Operating Frequency	700		2400	MHz
Quality Factor @ 900 MHz, 2 V		90	0	
Quality Factor @ 900 MHz, 20 V		90	20	
Quality Factor @ 1800 MHz, 2 V		70		
Quality Factor @ 1800 MHz, 20 V		70	40	
IP3 $(V_{bias} = 2 V)$ [1,3]		68	77,0	dBm
IP3 $(V_{bias} = 20 \text{ V})^{[1,3]}$		82		dBm
2nd Harmonic (V _{bias} = 2 V) [2,3]		-61	AP.	dBm
2nd Harmonic (V _{bias} = 20 V) [2,3]		-68		dBm
3rd Harmonic (V _{bias} = 2 V) [2,3]		-38		dBm
3rd Harmonic (V _{bias} = 20 V) [2,3]	(5)	-62		dBm
Transition Time (Cmin → Cmax) [4]	~ () O	80		μs
Transition Time (Cmax \rightarrow Cmin) [4]	10.111	70		μs

^{1.} $f_1 = 850 \text{ MHz}$, $f_2 = 860 \text{ MHz}$, Pin 25 dBm/Tone 2. 850 MHz, Pin +34 dBm

^{2. 850} MHz, Pin +34 dBm
3. IP3 and Harmonics are measured in the shunt configuration in a 50 Ω environment
4. RF1 and RF2 are both connected to DC ground

Representative performance data at 25°C for 2.7 pF WLCSP Package




Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Input Power	+40	dBm
Bias Voltage	+25 (Note 5)	V
Operating Temperature Range	−30 to +85	°C
Storage Temperature Range	-55 to +125	°C
ESD - Human Body Model	Class 1A JEDEC HBM Standard (Note 6)	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 5. WLCSP: Recommended Bias Voltage not to exceed 20 V
- 6. Class 1A defined as passing 250 V, but may fail after exposure to 500 V ESD pulse

ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE

The following assembly considerations should be observed:

Cleanliness

These chips should be handled in a clean environment.

Electro-static Sensitivity

ON Semiconductor's PTICs are ESD Class 1A sensitive. The proper ESD handling procedures should be used.

Mounting


The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through copper pillar posts (53 μ m nominal height) topped with lead-free SAC351 solder caps (28 μ m nominal height). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile.

Post-reflow Cleaning

Use of ultrasonic cleaning is not recommended for pillared devices as it may lead to premature fatigue failure of the pillars.

Molding

The PTIC die is compatible for over-molding or under-fill.



This reflow profile is a guideline for Pb-free solder materials. Adjustments to this profile are necessary based on specific process requirements and board size, thickness and density. Not to exceed 260° C for 5 seconds.

Figure 5. Reflow Profile

ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES

When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground.




Figure 6. PTIC Orientation Functional Block Diagram

PART NUMBER DEFINITION


Table 3. PART NUMBERS

	Capacitance		
Part Number	2 V	20 V	Package
TCP-3027N-DT	2.70	0.77	8-Pillar WLCSP
TCP-3027N-QT	2.70	0.77	6-Pin QFN

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from www.onsemi.com.


PACKAGE DIMENSIONS


WLCSP8, 0.88x0.72 CASE 567KC ISSUE A




PACKAGE DIMENSIONS

QFN6 1.6x1.2. 0.5P CASE 485DX **ISSUE O**





DETAIL A ALTERNATE TERMINAL CONSTRUCTIONS




DETAIL B


ALTERNATE CONSTRUCTIONS

NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.


JON INCLEING DIVIENS			
	MILLIMETERS		
DIM	MIN	MAX	
Α	0.90	1.00	
A1	0.00	0.05	
A3	0.15 REF		
b	0.22	0.28	
D	1.60 BSC		
Е	1.20 BSC		
е	0.50 BSC		
L	0.39	0.46	
L1		0.15	





BOTTOM VIEW





*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ParaScan is a trademark of Paratek Microwave, Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative