## 512K x 8 Static RAM

## Features

- High speed
$-\mathrm{t}_{\mathrm{AA}}=15 \mathrm{~ns}$
- Low active power
- 504 mW (max.)
- Low CMOS standby power (Commercial L version)
- 1.8 mW (max.)
- 2.0V Data Retention ( $660 \mu \mathrm{~W}$ at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ features


## Functional Description

The CY7C1049BV33 is a high-performance CMOS Static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an

## Logic Block Diagram



Pin Configuration


## Selection Guide

|  |  |  | -12 | -15 | -17 | -20 | -25 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) |  |  | 12 | 15 | 17 | 20 | 25 |
| Maximum Operating Current (mA) | Comm'l |  | 200 | 180 | 170 | 160 | 150 |
|  | Ind'I |  | 220 | 200 | 180 | 170 | 170 |
| Maximum CMOS Standby Current (mA) | Com'//Ind'I |  | 8 | 8 | 8 | 8 | 8 |
|  | Com'l | L | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[1]}-0.5 \mathrm{~V}$ to +4.6 V DC Voltage Applied to Outputs
in High $Z$ State ${ }^{[1]}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

DC Input Voltage ${ }^{[1]}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into Outputs (LOW)20 mA
Operating Range

| Range | Ambient <br> Temperature [2] | V $_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |

DC Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  |  | -12 |  | -15 |  | -17 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{l}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.5 \end{aligned}$ | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.5 \end{aligned}$ | 2.2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & +0.5 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[1]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| IIX | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZ }}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}},$ Output Disabled |  |  | -1 | +1 | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & V_{\mathrm{CC}}=\text { Max., } \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Comm'l |  |  | 200 |  | 180 |  | 170 | mA |
|  |  |  | Ind'I |  |  | 220 |  | 200 |  | 180 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current -TTL Inputs | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, f=f_{\mathrm{MAX}} \end{aligned}$ |  |  |  | 30 |  | 30 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current -CMOS Inputs | $\begin{aligned} & \text { Max. } V_{C C}, \\ & C E \geq V_{C C}-0.3 V, \\ & V_{I N} \geq V_{C C}-0.3 V \\ & \text { or } V_{I N} \leq 0.3 V, f=0 \end{aligned}$ | Com'//Ind'I |  |  | 8 |  | 8 |  | 8 | mA |
|  |  |  | Com'l | L |  | 0.5 |  | 0.5 |  | 0.5 | mA |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $T_{A}$ is the case temperature.

DC Electrical Characteristics Over the Operating Range (continued)

| Parameter | Description | Test Conditions |  |  | -20 |  | -25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \\ & \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \end{aligned}$ |  |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{V}_{\mathrm{CC}},$ Output Disabled |  |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  |  | 160 |  | 150 | mA |
|  |  |  | Ind'I |  |  | 170 |  | 170 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE Power-Down Current -TTL Inputs | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, f=f_{\mathrm{MAX}} \end{aligned}$ |  |  |  | 30 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-Down Current -CMOS Inputs | $\begin{aligned} & \text { Max. } V_{C C}, \\ & C E \geq V_{C C}-0.3 V, \\ & V_{I N} \geq V_{C C}-0.3 V, \\ & \text { or } V_{I N} \leq 0.3 V, f=0 \end{aligned}$ | Com'//Ind'l |  |  | 8 |  | 8 | mA |
|  |  |  | Com'l | L |  | 0.5 |  | 0.5 | mA |

## Capacitance ${ }^{[3]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | I O Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 8 | pF |

## AC Test Loads and Waveforms


(a)
1049BV33-3

1049BV33-4

Note:
3. Tested initially and after any design or process changes that may affect these parameters.

AC Switching Characteristics ${ }^{[4]}$ Over the Operating Range

| Parameter | Description | -12 |  | -15 |  | -17 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. | Unit |  |
| READ CYCLE |  |  |  |  |  |  |  |  |


| $\mathrm{t}_{\text {power }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the First Access ${ }^{[5]}$ | 1 |  | 1 |  | 1 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 12 |  | 15 |  | 17 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 17 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 17 | ns |
| tooe | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 6 |  | 7 |  | 8 | ns |
| tlzoe | $\overline{\text { OE LOW to Low Z }}$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 7 |  | 8 | ns |
| tlzCE | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 7 |  | 8 | ns |
| $t_{\text {Pu }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 12 |  | 15 |  | 17 | ns |

WRITE CYCLE ${ }^{[8,9]}$

| $\mathrm{t}_{\text {Wc }}$ | Write Cycle Time | 12 |  | 15 |  | 17 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 10 |  | 12 |  | 13 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 10 |  | 12 |  | 13 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| trwe | $\overline{\text { WE }}$ Pulse Width | 10 |  | 12 |  | 13 |  | ns |
| ${ }^{\text {t }}$ S | Data Set-Up to Write End | 7 |  | 8 |  | 9 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| tLZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[7]}$ | 3 |  | 3 |  | 3 |  | ns |
| thzwe | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 6 |  | 7 |  | 8 | ns |

## Notes:

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{l}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
5. This part has a voltage regulator which steps down the voltage from 5 V to 3.3 V internally. $\mathrm{T}_{\text {- power }}$ time has to be provided initially before a read/write operation is started.
6. $t_{\text {HZOE }}, t_{H Z C E}$, and $t_{H Z W E}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
7. At any given temperature and voltage condition, $t_{H Z C E}$ is less than $t_{L Z C E}, t_{H Z O E}$ is less than $t_{\text {LZOE }}$, and $t_{H Z W E}$ is less than $t_{L Z W E}$ for any given device.
8. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. The minimum write cycle time for Write Cycle No. 3 (WE controlled, $\overline{O E} L O W$ ) is the sum of $t_{H Z W E}$ and $t_{S D}$.

AC Switching Characteristics ${ }^{[4]}$ Over the Operating Range (continued)

| Parameter | Description | -20 |  | -25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the First Access ${ }^{[6]}$ | 1 |  | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 8 |  | 10 | ns |
| t LZOE | $\overline{\text { OE LOW to Low } \mathrm{Z}}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 10 | ns |
| tlzCe | $\overline{\mathrm{CE}}$ LOW to Low $\mathrm{Z}^{[7]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}$ HIGH to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 10 | ns |
| $t_{\text {PU }}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | ns |
| $t_{\text {PD }}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 13 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 9 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| tlzWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{[7]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\mathrm{WE}}$ LOW to High $\mathrm{Z}^{[6,7]}$ |  | 8 |  | 10 | ns |

Data Retention Characteristics Over the Operating Range (For L version only)

| Parameter | Description | Conditions ${ }^{[10]}$ | Min. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention |  | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 330 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[3]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[11]}$ | Operation Recovery Time |  | $t_{\text {RC }}$ |  | ns |

Notes:
10. No input may exceed $\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}$
11. $. \mathrm{t}_{\mathrm{r}} \leq 3 \mathrm{~ns}$ for the -12 and -15 speeds. $\mathrm{t}_{\mathrm{r}} \leq 5 \mathrm{~ns}$ for the -20 ns and slower speeds.

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. ${ }^{[12,13]}$


1049BV33-6
Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[13,14]}$


## Notes:

12. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$
13. WE is HIGH for read cycle.
14. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 1(产E Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[15,16]}$


1049BV33-8
Write Cycle No. 2 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[16]}$


1049BV33-9

Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | $\mathbf{I / \mathbf { O } _ { \mathbf { 0 } } - \mathbf { I } / \mathbf { O } _ { \mathbf { 7 } }}$ | Mode | Power |
| :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | High Z | Power-Down | Standby ( $\left.\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | L | H | Data Out | Read | Active (ICC) |
| L | X | L | Data In | Write | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | High Z | Selected, Outputs Disabled | Active (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |

## Notes:

15. Data $\mathrm{I} / \mathrm{O}$ is high-impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
16. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
17. During this period the $I / O s$ are in the output state and input signals should not be applied.

## Ordering Information

| $\begin{gathered} \text { Speed } \\ \text { (ns) } \end{gathered}$ | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 12 | CY7C1049BV33-12VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BV33-12ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33L-12VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049BV33-12VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
| 15 | CY7C1049BV33-15VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BV33L-15VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049BV33-15ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33L-15ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33-15VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C1049BV33-15ZI | Z44 | 44-Pin TSOP II Z44 |  |
| 17 | CY7C1049BV33-17VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BV33L-17VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049BV33-17ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33L-17ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33-17VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C1049BV33L-17VI | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049BV33-17ZI | Z44 | 44-Pin TSOP II Z44 |  |
| 20 | CY7C1049BV33-20VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BV33L-20VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049BV33-20ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33L-20ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33-20VI | V36 | 36-Lead (400-Mil) Molded SOJ | Industrial |
|  | CY7C1049BV33-20ZI | Z44 | 44-Pin TSOP II Z44 |  |
| 25 | CY7C1049BV33-25VC | V36 | 36-Lead (400-Mil) Molded SOJ | Commercial |
|  | CY7C1049BV33L-25VC | V36 | 36-Lead (400-Mil) Molded SOJ |  |
|  | CY7C1049BV33-25ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33L-25ZC | Z44 | 44-Pin TSOP II Z44 |  |
|  | CY7C1049BV33-25VI | v36 | 36-Lead (400-Mil) Molded SOJ | Industrial |

CY7C1049BV33

## Packaging Diagrams

## 36-Lead (400-Mil) Molded SOJ V36



44-Pin TSOP II Z44
DIMENSIDN IN MM ([NCH)


Document \#: 38-05139 Rev. **
© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

| Document Title: CY7C1049BV3 512K x 8 Static RAM <br> Document Number: 38-05139 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| $* *$ | 113091 | $02 / 13 / 02$ | DSG | Change from Spec number: 38-00931 to 38-05139 |

