Dear customer

LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the 1st day of October, 2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which LAPIS established a new company, LAPIS Technology Co., Ltd. ("LAPIS Technology") and LAPIS Technology succeeded LAPIS Semiconductor's LSI business.

Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

LAPIS Technology Co., Ltd. October 1, 2020



MR45V064B

64k Bit(8,192-Word × 8-Bit) FeRAM (Ferroelectric Random Access Memory) SPI

GENERAL DESCRIPTION

The MR45V064B is a nonvolatile 8,192-word x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology. The MR45V064B is accessed using Serial Peripheral Interface.Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required to hold data. This device has no mechanisms of erasing and programming memory cells and blocks, such as those used for various EEPROMs. Therefore, the write cycle time can be equal to the read cycle time and the power consumption during a write can be reduced significantly.

The MR45V064B can be used in various applications, because the device is guaranteed for the write/read tolerance of 10^{13} cycles per bit and the rewrite count can be extended significantly.

FEATURES

- 8,192-word × 8-bit configuration (Serial Peripheral Interface : SPI)
- A single 1.8V to 3.6V (3.3 V typ) power supply
- Operating frequency:
- Read/write tolerance
- Data retention

10¹³ cycles/bit 10 years


40MHz

- Guaranteed operating temperature range
- Package options:
- e range -40 to 85°C (Extended temperature version)
- 8-pin plastic SOP (P-SOP8-200-1.27-T2K)



PIN CONFIGURATION

8-pin plastic SOP



Note:

Signal names that end with # indicate that the signals are negative-true logic.


PIN DESCRIPTIONS

Pin Name	Description		
CS#	Chip Select (input, negative logic) Latches an address by low input, activates the FeRAM, and enables a read or write operation.		
WP#	Write Protect(input , negative logic)Write Protect pin controls write-operation to the status-register(BP0,BP1). This pin should be fixed low or high in write-operations.		
HOLD#	HOLD(input , negative logic) Hold pin is used when the serial-communication suspended without disable the chip select. When HOLD# is low ,the serial-output is in High-Z status and serial-input/serial-clock are "Don't Care". CS# should be low in hold operation.		
SCK	Serial Clock Serial Clock is the clock input pin for setting for serial data timing. Inputs are latched on the rising edge and output occur on the falling edge.		
SI	Serial input SI pins are serial input pins for Operation-code , addresses ,and data-inputs .		
SO Serial output SO pins are serial output pins.			
V _{CC} , V _{SS}	Power supply Apply the specified voltage to V_{CC} . Connect V_{SS} to ground.		


FEDR45V064B-02

MR45V064B

SPIMODE



STATUS REGISTER



Write In Progress (Always 0)

Name	Function
WIP	Fixed to 0.
WEL	WEL indicates internal Write Enable Latch status. The WEL is set after WREN command.
	After WRDI command, WRSR command, WRITE command, or Power on, the WEL can be reset.
BP0,BP1	Block Protect: These bits can be changed protect area.
	This is the software protect.
SRWD	Status Register Write Disable (SRWD): SRWD controls the effect of the hardware WP# pin. This device will be in hardware-protect by combination of SRWD and WP#.
0	Fixed to 0.

OPERATION-CODE

Operation codes are listed in the table below. If the device receives invalid operation code, the device will be diselected.

Instruction	Description	Instruction format
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010
FSTRD	Fast Read from Memory Array	0000 1011
RDID	Read device ID	1001 1111

COMMANDS

WREN (Write Enable)

It is necessary to set Write Enable Latch (WEL) bit before write-operation (WRITE and WRSR). WREN command sets WEL bit.


CS#		/
WP#	Fixed "H"	
SCK		
SI		
SO	High-Z	
WRDI	I (Write Disable)	

WRDI command resets WEL bit.

CS#		-
WP#	Fixed "H"	-
SCK		_
SI		_
SO	High-Z	_


RDSR (READ Status Register)

The RDSR command allows to read data of status register. The Status Register can be read anytime and any number of times.




WRSR (WRITE Status Register)

WRSR command allows to write data to status register(SRWD,BP0,BP1). It is necessary to set Write Enable Latch (WEL) bit by WREN command before executing WRSR. WRSR command cannot write RFU(b6,b5,b4), WEL(b1), WIP(b0) of Status Resistor.



READ (Read from Memory Array)


READ command can be valid when CS# goes "L",then the op-code and 16bit-adresses are inputted to serial input"SI". The inputted adresses are loaded to internal register,then the data from corresponded address is output at serial-output "SO". If CS# will keep "L",the internal adress will be incressed automatically after 8 clocks and will output the data from new-address.When it reaches the most significant adress,the adress counter rolls over tostarting adress, and reading cycle can be continued infinitely. To finish read cycle, make the CS# "H" during LSB output clock.



Note : WP# = fixed "H"

FSTRD (Fast Read from Memory Array)


FSTRD command can be valid when CS# goes "L", then the op-code and 16bit-adresses are inputted to serial input "SI". After 8bits for dummy byte, the data from corresponded address is output at serial-output "SO". If CS# will keep "L", the internal address will be increased automatically after 8 clocks and will output the data from new-address. When it reaches the most significant address, the address counter rolls over to starting address, and reading cycle can be continued infinitely. To finish read cycle, make the CS# "H" during LSB output clock.



WRITE (Write to Memory Array)

Write command can be valid when CS# goes "L",then the op-code and 16bit-adresses are inputted to serial input"SI". Writing is terminated when CS# goes high after data-input. If CS# will keep "L",the internal adress will be increased automatically. When it reaches the most significant adress, the adress counter rolls over to starting adress 0000h,and writing cycle(overwriting) can be continued infinitely. To finish write cycle, make CS# "H" during LSB input clock.

WRITE (1Byte)




Note : WP# = Fixed "H" , SO=High-Z

RDID (Read device ID)

RDID command can be valid when CS# goes "L", then the op-code are inputted to serial input"SI". Then 3bytes of device ID is output at serial-output "SO".

Manufacture id (LAPIS)	device type (MR45V064B)		
1 st Byte	2 nd Byte	3 rd Byte	
AEh	83h	05h	



Note : WP# = Fixed "H"

WRITE PROTECTION

Writing protection block is shown as follows: When Status Resister Write Disable (SRWD) bit is reset to "0", Status Resister number can be changed.

Protect Block size


Block Protect BIT		Protected Block	Protected Address Area		
	BP1	BP0	Protected block	FIOLECLEU AUGIESS AIEA	
0		0	None	None	
0		1	Upper 1/4 block	1800h – 1FFFh	
1		0	Upper 1/2 block	1000h – 1FFFh	
1		1	All	0000h – 1FFFh	

Writing Protect

	Writing protection status				Writing protection status	Protection sta	itus in memory
WP#	SRWD	mode	in status register	Protected blocks	Unprotected blocks		
1	0	0.6	Status register is				
0	0	Software protection (SPM)	unprotected when WEL-bit is set by WREN command. BP0 and BP1 are unprotected.	Protected	Unprotected		
1	1	(0.1.1.)					
0	1	Hardware protection (HPM)	Status register is protected. BP0 and BP1 are protected.	Protected	Unprotected		

HOLD

Hold status is used for suspending serial comunication without disable the chip. SO becomes "High-Z" and SI is "Don't care" during the hold status. It is necessary to keep CS#=L in hold status.



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

The application of stress (voltage, current, or temperature) that exceeds the absolute maximum rating may damage the device. Therefore, do not allow actual characteristics to exceed any one parameter ratings

PIN VOLTAGES

Devenueter	Symbol	Rat	Unit		
Parameter	Symbol	Min.	Max.	Unit	
Pin Voltage (Input Signal)	V _{IN}	-0.5	V _{CC} + 0.5	V	
Pin Voltage (Input/Output Voltage)	V _{INQ} , V _{OUTQ}	-0.5	V _{CC} + 0.5	V	
Power Supply Voltage	V _{CC}	-0.5	4.0	V	

TEMPERATURE RANGE

Devementer	Symbol	Rating		Linit	Nata
Parameter	Symbol	Min.	Max.	Unit	Note
Storage Temperature	Tstg	-55	125	°C	
Operating Temperature	Topr	-40	85	°C	

OTHERS

Parameter	Symbol	Rating	Note
Power Dissipation	P _D	1,000mW	Ta=25°C

MR45V064B

RECOMMENDED OPERATING CONDITIONS

POWER SUPPLY VOLTAGE

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{CC}	1.8	3.3	3.6	V
Ground Voltage	V _{SS}	0	0	0	V

DC INPUT VOLTAGE

Parameter	Symbol	Min.	Max.	Unit
Input High Voltage	V _{IH}	V _{CC} x 0.7	V _{CC} +0.3	V
Input Low Voltage	V _{IL}	-0.3	V _{CC} x 0.3	V

OVERSHOOT/UNDERSHOOT TOLERANCE (Input signal)

Parameter	Symbol	Pulse Width	Peak
"H" input	VIH OVERSHOOT	≤ 20ns	V _{CC} +1.0V
"L" input	VIL UNDERSHOOT	≤ 20ns	– 1.0V

MR45V064B

DC CHARACTERISTICS

DC INPUT/OUTPUT CHARACTERISTICS

Parameter	Symbol	ymbol Condition Min.		Max.	Unit	Note
Output High Voltage	V _{OH}	I _{OH} =—2mA	V _{CC} ×0.85	_	V	$V_{CC} \ge 2.0V$
Output High Voltage	^v OH	1 _{0H} – 211A	V _{CC} ×0.80		V	V _{CC} <2.0V
Output Low Voltage	V _{OL}	I _{OL} =2mA	—	V _{CC} ×0.15	V	
Input Leakage Current	Ι _{LI}	_	-10	10	μA	
Output Leakage Current	I _{LO}	_	-10	10	μA	

POWER SUPPLY CURRENT

V_{CC}=Max.to Min, Ta=Topr

Parameter	Symbol	Condition	Max.	Unit	Note
Power Supply Current (Standby)	I _{CCS}	V_{IN} =0.2V or V_{CC} =0.2V	10	μA	1
Power Supply Current (Operating)	I _{CCA}	V _{IN} =0.2V or V _{CC} -0.2V, SCK=40MHz, I _{OUT} =0mA	3	mA	1

Note: 1. Average electric current.

MR45V064B

AC CHARACTERISTICS

V_{CC}=Max. to Min., Ta=Topr.


Deventer	Cumple of	MR45	MR45V064B		Noto
Parameter	Symbol	Min.	Max.	Unit	Note
Clock frequency	f _C	D.C.	40	MHz	
CS# setup time	t _{SLCH}	10	—	ns	
CS# De-select time	t _{SHSL}	40	—	ns	
CS# hold time	t _{CHSH}	10	—	ns	
SCK High time	t _{CH}	11	—	ns	1
SCK Low time	t _{CL}	11	—	ns	1
Data Setup time	t _{DVCH}	5	—	ns	
Data Hold time	t _{CHDX}	5	—	ns	
SCK Low Hold time after HOLD# inactive	t _{HHCH}	10	—	ns	
SCK Low Hold time after HOLD# active	t _{HLCH}	10	—	ns	
SCK High Setup time before HOLD# active	t _{CHHL}	10	—	ns	
SCK High Setup time before HOLD# inactive	t _{CHHH}	10	—	ns	
Output disable time	t _{SHQZ}	_	12	ns	2
	+	—	9	ns	V _{CC} ≧2.7V
SCK Low to Output Valid time	t _{CLQV}	_	10	ns	V _{CC} <2.7V
Output Hold time	t _{CLQX}	0	—	ns	
HOLD# High to Output Low impedance time	t _{HHQX}		20	ns	2
HOLD# High to Output High impedance time	t _{HLQZ}	—	20	ns	2

Note: 1. $t_{CH} + t_{CL} \ge 1/f_C$ 2. sample value

FEDR45V064B-02

MR45V064B

TIMING DIAGRAMS



MR45V064B

POWER-ON and POWER-OFF CHARACTERISTICS


POWER-ON allu POWER-OFF CHARACTERISTICS						
		(Under red	commende	d operating	conditions)	
Parameter	Symbol	Min.	Max.	Unit	Note	
Power-On CS# High Hold Time	t _{VHEL}	100		ns	1, 2	
Power-Off CS# High Hold Time	t _{EHVL}	0		ns	1	
Power-On Interval Time	t _{VLVH}	0		μs	2	
Power-On time	tR	30		μs/V		
Power-Off time	tF	30		μs/V		

Notes:

1. To prevent an erroneous operation, be sure to maintain CS#="H", and set the FeRAM in an inactive state (standby mode) before and after power-on and power-off.

2. Powering on at the intermediate voltage level will cause an erroneous operation; thus, be sure to power up from 0 V.

3. Enter all signals at the same time as power-on or enter all signals after power-on.



Power-On and Power-Off Sequences

MR45V064B

READ/WRITE CYCLES and DATA RETENTION

READ/WRITE CTCLES and DATA RETENTION							
	(U	nder recommend	ed operating	conditions)			
Parameter	Min.	Max.	Unit	Note			
Read/Write Cycle	10 ¹³		Cycle	1			
Data Retention	10		Year				

Note: 1. Total power on time ≤ 10 years

CAPACITANCE

		V _{CC} = 3.3V, V _{II}	$_{\rm N}$ = V _{OUT} = GND,	<u>f = 1MHz, an</u>	d Ta = 25°C
Signal	Symbol	Min.	Max.	Unit	Note
Input Capacitance	C _{IN}	_	10	pF	1
Input/Output Capacitance	COUT		10	pF	1

Note:

1. Sampling value.


FEDR45V064B-02

MR45V064B

ORDERING INFORMATION

Product No.	Package Type (Package Code)	Packing	Temp. Range
MR45V064BMAZAATL	8-pin plastic SOP (P-SOP8-200-1.27-T2K)	Tape and Reel	−40 to 85°C

MR45V064B



PACKAGE DIMENSIONS

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

MR45V064B

Revision History

			age		
Document No. Date		Previous Edition	Current Edition	Description	
FEDR45V064B-01	Jan. 08, 2016	-	-	Final edition 1	
FEDR45V064B-02	Oct. 19, 2018	3 10 1, 17 –	3 9 1, 17 18	Added a reset condition of WEL. Fixed timing chart of RDID. Moved RDID to page 9 Changed Read/write tolerance : 10^{12} cycles $\rightarrow 10^{13}$ cycles Added ordering information	

Notes

- 1) The information contained herein is subject to change without notice.
- 2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
- 3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
- 4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
- 8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
- 9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
- 10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2016 - 2018 LAPIS Semiconductor Co., Ltd.

LAPIS Semiconductor Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan http://www.lapis-semi.com/en/